From Pytorch model to C++ for Vitis HLS
☆21Apr 9, 2026Updated this week
Alternatives and similar repositories for nn2FPGA
Users that are interested in nn2FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Sep 12, 2023Updated 2 years ago
- Hardware aware neural architecture search☆12Sep 29, 2025Updated 6 months ago
- Simulation-based Digital Twin for Production and Logistics Material Flows☆30Mar 10, 2026Updated last month
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 2 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆37Apr 7, 2019Updated 7 years ago
- An Address Event Representation toolbox for loading and visualising event data files in Python☆11Jul 6, 2023Updated 2 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆53Mar 1, 2026Updated last month
- [CVPR 2025] APHQ-ViT: Post-Training Quantization with Average Perturbation Hessian Based Reconstruction for Vision Transformers☆41Apr 7, 2025Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆42Mar 2, 2022Updated 4 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- ☆10Jun 4, 2024Updated last year
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆13Feb 4, 2025Updated last year
- Repository of notes, code and notebooks in Python for the book "Reinforcement Learning: An Introduction" by Richard S. Sutton and Andrew …☆37Mar 6, 2026Updated last month
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆87Mar 19, 2026Updated 3 weeks ago
- Python library for the simulation of probabilistic circuits.☆13Feb 1, 2026Updated 2 months ago
- ☆14Jun 22, 2022Updated 3 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ☆17Apr 20, 2023Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- Torch2Chip (MLSys, 2024)☆56Apr 2, 2025Updated last year
- Format your bibtex (.bib) file to help standardize citations for conference and journal submissions☆14Nov 23, 2025Updated 4 months ago
- Official Source code for "Comparative Study on Performance of ML Models for Fall Detection in Older People" paper.☆12Feb 14, 2026Updated last month
- ☆17Jun 28, 2024Updated last year
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A guide to Quantize Yolov8 Object Detection models using ONNX.☆27Jul 2, 2024Updated last year
- ☆19Mar 21, 2023Updated 3 years ago
- Implementation network trimming using pytorch☆15Apr 20, 2020Updated 5 years ago
- Small KVM-based hypervisor, boots Linux (WIP)☆13May 5, 2024Updated last year
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- Debug waveforms with GDB☆30Nov 12, 2025Updated 4 months ago