jonathan93sh / CNNALinks
A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA
☆24Updated 3 years ago
Alternatives and similar repositories for CNNA
Users that are interested in CNNA are comparing it to the libraries listed below
Sorting:
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆30Updated 6 months ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- ☆46Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆16Updated last year
- An LSTM template and a few examples using Vivado HLS☆45Updated last year