jonathan93sh / CNNA
A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA
☆22Updated 3 years ago
Alternatives and similar repositories for CNNA:
Users that are interested in CNNA are comparing it to the libraries listed below
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago
- ☆44Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- ☆28Updated 4 months ago
- A collection of tutorials for the fpgaConvNet framework.☆40Updated 6 months ago
- ☆26Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆9Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Open-source of MSD framework☆16Updated last year
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago