A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA
☆31Nov 5, 2021Updated 4 years ago
Alternatives and similar repositories for CNNA
Users that are interested in CNNA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- ☆34Nov 7, 2024Updated last year
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆22Dec 13, 2024Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 6 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆12Oct 17, 2019Updated 6 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- Convolutional Neural Network (CNN) image classification of handwritten digits in Xilinx FPGA☆14Sep 12, 2019Updated 6 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆16Nov 4, 2022Updated 3 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- This project is the official implementation of our accepted IEEE TPAMI paper Diverse Sample Generation: Pushing the Limit of Data-free Qu…☆16Feb 26, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Data-enriching GAN for retrieving Representative Samples from aTrained Classifier☆14Sep 2, 2020Updated 5 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆29May 20, 2019Updated 7 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆58Feb 9, 2024Updated 2 years ago
- TQT's pytorch implementation.☆22Dec 17, 2021Updated 4 years ago
- EE 287 2012 Fall☆34Mar 11, 2013Updated 13 years ago
- ☆25Oct 31, 2022Updated 3 years ago
- Unofficial implementation of Adan optimizer in Tensorflow☆13Jun 10, 2023Updated 3 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Dataflow compiler for QNN inference on FPGAs☆1,040Updated this week
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 5 years ago
- OpenNNA2.0，一个基于C语言(C99)的开源神经网络推理框架☆94Aug 3, 2023Updated 3 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- ☆11Nov 5, 2019Updated 6 years ago
- Rethinking Data-Free Quantization as a Zero-Sum Game☆10Oct 27, 2024Updated last year
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆25Jun 28, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15Jun 28, 2021Updated 5 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated last year
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- A small Deep Learning Image recognition tutorial aimed at people just starting out in their Deep Learning Journey☆12Nov 17, 2018Updated 7 years ago
- ☆13Mar 5, 2024Updated 2 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- 在FPGA上部署深度学习项目☆25Mar 18, 2021Updated 5 years ago