jonathan93sh / CNNAView external linksLinks
A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA
☆28Nov 5, 2021Updated 4 years ago
Alternatives and similar repositories for CNNA
Users that are interested in CNNA are comparing it to the libraries listed below
Sorting:
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 5 years ago
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆18Dec 13, 2024Updated last year
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- ☆31Nov 7, 2024Updated last year
- Convolutional Neural Network (CNN) image classification of handwritten digits in Xilinx FPGA☆14Sep 12, 2019Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated 10 months ago
- ☆24Oct 31, 2022Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆22May 20, 2019Updated 6 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Feb 9, 2024Updated 2 years ago
- TQT's pytorch implementation.☆21Dec 17, 2021Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Dec 14, 2023Updated 2 years ago
- Some attempts to build CNN on PYNQ.☆25Jun 28, 2019Updated 6 years ago
- EE 287 2012 Fall☆32Mar 11, 2013Updated 12 years ago
- ☆32Mar 31, 2025Updated 10 months ago
- A CircuitPython driver class for the NAU7802 24-bit ADC☆13Oct 20, 2025Updated 3 months ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- Design of BandGapReference Circuit using Sky130 PDK☆10Oct 30, 2021Updated 4 years ago
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 9 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Exploring Lottery Ticket Hypothesis in Sparse Spiking Neural Networks (ECCV2022, oral presentation)☆37Jul 18, 2022Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆33Mar 2, 2022Updated 3 years ago
- OpenNNA2.0，一个基于C语言(C99)的开源神经网络推理框架☆92Aug 3, 2023Updated 2 years ago
- ☆10Nov 5, 2019Updated 6 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago
- ☆11Updated this week
- Hardware-backed biometric authentication for Flutter. Create cryptographic signatures using device biometrics with keys stored in Secure …☆15Feb 6, 2026Updated last week
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated 8 months ago
- 网络流量大小预测(基于Abilene数据库)☆13Apr 10, 2020Updated 5 years ago
- [CVPR 2025 Highlight] FIMA-Q: Post-Training Quantization for Vision Transformers by Fisher Information Matrix Approximation☆25Jun 16, 2025Updated 7 months ago
- Environmental Studies (P/F course) - End Semester Project☆10Jun 10, 2021Updated 4 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Apr 1, 2020Updated 5 years ago
- ☆10Nov 22, 2022Updated 3 years ago
- HBM Modernized - 1.20.1 port of well-known HBM's NTM☆31Feb 7, 2026Updated last week
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 6 months ago