EDDRSoftware / oaFileParser
This library is a low level parser for the OpenAccess file format.
☆13Updated 7 years ago
Related projects: ⓘ
- A C++ VLSI circuit schematic and layout database library☆13Updated 2 months ago
- ☆36Updated last year
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Interchange formats for chip design.☆27Updated last month
- ☆18Updated this week
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆48Updated 2 months ago
- skywater 130nm pdk☆25Updated 2 weeks ago
- Parsing and generating popular formats of circuit netlist☆28Updated last year
- KLayout technology files for FreePDK45☆20Updated 3 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆10Updated 4 years ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- Online viewer of Xschem schematic files☆20Updated 2 months ago
- BAG framework☆41Updated last month
- ☆17Updated 3 years ago
- Verilog-A simulation models☆49Updated 3 weeks ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆12Updated 4 years ago
- Automatic generation of real number models from analog circuits☆36Updated 5 months ago
- ☆19Updated 2 years ago
- Python library for KLayout (https://www.klayout.de/)☆23Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- Open source process design kit for 28nm open process☆38Updated 4 months ago
- Circuit release of the MAGICAL project☆28Updated 4 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆36Updated 5 months ago
- Cadence Virtuoso Design Management System☆32Updated last year
- Reads a Cadence techfile into KLayout and produces layer properties from it☆23Updated 10 months ago
- Python package for IBIS-AMI model development and testing☆26Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆29Updated last year
- A Python and SKILL Framework for Cadence Virtuoso☆32Updated 6 months ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆19Updated 2 months ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆37Updated 6 years ago