Alternatives and similar repositories for oaFileParser

Users that are interested in oaFileParser are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆29Updated last week
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆14Updated 10 months ago
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆34Updated 7 years ago
• klayoutmatthias / calibre2klayout
  A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file
  ☆13Updated 6 years ago
• mikaeloduh / gds2ascii-tool-project
  GDS to ASCII Converter
  ☆19Updated last year
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆27Updated 2 years ago
• eugmes / python-gdsii
  GDSII manipulation libaray
  ☆16Updated last year
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆28Updated last week
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• MatBucher / ekv3model
  ☆18Updated last year
• klayoutmatthias / tf_import
  Reads a Cadence techfile into KLayout and produces layer properties from it
  ☆23Updated last year
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆39Updated last year
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 3 years ago
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆12Updated 3 months ago
• martinjankoehler / klayout-pex
  Parasitic Extraction for KLayout
  ☆20Updated last week
• bluecheetah / bag
  BAG framework
  ☆40Updated 9 months ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆43Updated last week
• The-OpenROAD-Project / asap7_pdk_r1p7
  ☆16Updated 9 months ago
• google / bigspicy
  ☆41Updated 2 years ago
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆22Updated 2 years ago
• ashtanyuk / GDSII-Links
  GDSII file format links
  ☆13Updated 5 years ago
• AyarLabs / ACG
  Arbitrary Cell Generator enables parametrized grid-free circuit layout creation
  ☆15Updated 4 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆52Updated 2 years ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 4 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆53Updated last week
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆34Updated 2 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆33Updated 2 years ago