Skill language interpreter
☆77Aug 24, 2020Updated 6 years ago
Alternatives and similar repositories for Pill
Users that are interested in Pill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cadence Virtuoso Git Integration written in SKILL++☆162Sep 3, 2022Updated 4 years ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆44Apr 2, 2020Updated 6 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Jul 12, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- A seamless python to Cadence Virtuoso Skill interface☆347Mar 23, 2026Updated 6 months ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆173Sep 2, 2026Updated last month
- Reads a Cadence techfile into KLayout and produces layer properties from it☆33Oct 22, 2023Updated 2 years ago
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆58Aug 28, 2023Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 7 years ago
- ADMS is a code generator for some of Verilog-A☆109Nov 28, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Interchange formats for chip design.☆40Feb 15, 2026Updated 7 months ago
- Verilog-A simulation models☆119Sep 19, 2026Updated 3 weeks ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆147Sep 26, 2026Updated 2 weeks ago
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 9 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆34Jun 5, 2024Updated 2 years ago
- ☆21Nov 22, 2021Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- LAYout with Gridded Objects☆36Jun 18, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆28Mar 11, 2023Updated 3 years ago
- ☆47Feb 25, 2025Updated last year
- KLayoutPhotonicPCells Core Library. Functionallities to extend KLayout PCells for Photonics☆10Jan 10, 2020Updated 6 years ago
- SKILL Codes, PCell Creation☆23May 21, 2021Updated 5 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆58Apr 9, 2026Updated 6 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Updated this week
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- Hardware Description Library☆96Feb 17, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Donald Amundson's Python interface to OpenAccess IC design data API☆20Apr 23, 2010Updated 16 years ago
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆49Nov 6, 2020Updated 5 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 7 months ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆184Updated this week
- A port of the Cells extension to CLOS to Python.☆13Apr 20, 2016Updated 10 years ago
- LAYout with Gridded Objects v2☆69Jul 4, 2026Updated 3 months ago
- Cross EDA Abstraction and Automation☆43Updated this week