Alternatives and similar repositories for Pill

Users that are interested in Pill are comparing it to the libraries listed below

• bluecheetah / bag
  BAG framework
  ☆40Updated 11 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆119Updated last month
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆37Updated 5 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆74Updated last week
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 2 months ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆64Updated last month
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆80Updated 2 months ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆55Updated this week
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated 11 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated last month
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆41Updated last year
• efabless / caravel_user_project_analog
  ☆47Updated 4 months ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆45Updated 2 weeks ago
• MatBucher / ekv3model
  ☆18Updated last year
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆50Updated 4 months ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 5 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 6 months ago
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago
• ucb-art / bag
  BAG framework
  ☆29Updated 6 months ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆57Updated this week
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆119Updated 2 years ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆57Updated 5 years ago
• efabless / mpw_precheck
  ☆41Updated 4 months ago
• wulffern / aic2024
  Advanced Integrated Circuits 2024
  ☆25Updated 7 months ago