jonpry / Pill
Skill language interpreter
☆64Updated 4 years ago
Alternatives and similar repositories for Pill
Users that are interested in Pill are comparing it to the libraries listed below
Sorting:
- Skywater 130nm Klayout Device Generators PDK☆31Updated 10 months ago
- Read Spectre PSF files☆62Updated last month
- KLayout technology files for Skywater SKY130☆39Updated last year
- BAG framework☆40Updated 9 months ago
- Circuit Automatic Characterization Engine☆47Updated 3 months ago
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆43Updated 2 weeks ago
- Verilog-A simulation models☆71Updated 4 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆53Updated last week
- ☆22Updated 4 years ago
- ☆18Updated last year
- ☆39Updated 2 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆116Updated last month
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆37Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last week
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆19Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- LAYout with Gridded Objects v2☆55Updated 3 months ago
- Advanced Integrated Circuits 2024☆25Updated 6 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆36Updated 5 years ago
- Interchange formats for chip design.☆29Updated this week
- Cadence Virtuoso Design Management System☆34Updated 2 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Automatic generation of real number models from analog circuits☆39Updated last year
- ☆46Updated 3 months ago