Alternatives and similar repositories for Pill

Users that are interested in Pill are comparing it to the libraries listed below

• bluecheetah / bag
  BAG framework
  ☆40Updated 10 months ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated 10 months ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆54Updated this week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆72Updated last week
• MatBucher / ekv3model
  ☆18Updated last year
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆36Updated 5 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆117Updated 3 weeks ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆49Updated 4 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year
• efabless / caravel_user_project_analog
  ☆46Updated 4 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated last month
• efabless / mpw_precheck
  ☆40Updated 3 months ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆45Updated this week
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated last week
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆80Updated last month
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆64Updated last week
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 8 years ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆41Updated 11 months ago
• idea-fasoc / fasoc
  ☆54Updated last year
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆19Updated last year
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated 3 weeks ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆55Updated 5 years ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆152Updated 9 months ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆34Updated 2 years ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆63Updated 2 weeks ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 6 months ago