Skill language interpreter
☆73Aug 24, 2020Updated 5 years ago
Alternatives and similar repositories for Pill
Users that are interested in Pill are comparing it to the libraries listed below
Sorting:
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Cadence Virtuoso Git Integration written in SKILL++☆157Sep 3, 2022Updated 3 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Apr 2, 2020Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- A seamless python to Cadence Virtuoso Skill interface☆255Feb 26, 2025Updated last year
- Reads a Cadence techfile into KLayout and produces layer properties from it☆28Oct 22, 2023Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆55Feb 14, 2026Updated 2 weeks ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆147Feb 11, 2026Updated 2 weeks ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- SKILL Codes, PCell Creation☆18May 21, 2021Updated 4 years ago
- This library is a low level parser for the OpenAccess file format.☆15Jun 24, 2017Updated 8 years ago
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆28Jun 5, 2024Updated last year
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Python interface for Cadence Spectre☆22Feb 17, 2026Updated last week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆129Feb 3, 2026Updated 3 weeks ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Verilog-A simulation models☆93Oct 29, 2025Updated 4 months ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- Hardware Description Library☆87Feb 17, 2026Updated last week
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆181Nov 17, 2025Updated 3 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆395Updated this week
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆46Nov 6, 2020Updated 5 years ago
- ☆45Feb 25, 2025Updated last year