Skill language interpreter
☆73Aug 24, 2020Updated 5 years ago
Alternatives and similar repositories for Pill
Users that are interested in Pill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cadence Virtuoso Git Integration written in SKILL++☆163Sep 3, 2022Updated 3 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆31Oct 22, 2023Updated 2 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- A seamless python to Cadence Virtuoso Skill interface☆320Mar 23, 2026Updated 2 months ago
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆164May 28, 2026Updated last week
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆31Jun 5, 2024Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆80Updated this week
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 8 years ago
- ADMS is a code generator for some of Verilog-A☆104Nov 28, 2022Updated 3 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆14Oct 4, 2019Updated 6 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 3 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆133Updated this week
- SKILL Codes, PCell Creation☆21May 21, 2021Updated 5 years ago
- Verilog-A simulation models☆110Feb 24, 2026Updated 3 months ago
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆21Nov 22, 2021Updated 4 years ago
- LAYout with Gridded Objects☆35Jun 18, 2020Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆26Mar 11, 2023Updated 3 years ago
- ☆45Feb 25, 2025Updated last year
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆15Jun 2, 2026Updated last week
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆56Apr 9, 2026Updated 2 months ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 3 months ago
- KLayoutPhotonicPCells Core Library. Functionallities to extend KLayout PCells for Photonics☆10Jan 10, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Completed LDO Design for Skywaters 130nm☆20Feb 16, 2023Updated 3 years ago
- Hardware Description Library☆93Feb 17, 2026Updated 3 months ago
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆48Nov 6, 2020Updated 5 years ago
- A port of the Cells extension to CLOS to Python.☆13Apr 20, 2016Updated 10 years ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 11 months ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆182Jun 2, 2026Updated last week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago