jonpry / PillLinks
Skill language interpreter
☆73Updated 5 years ago
Alternatives and similar repositories for Pill
Users that are interested in Pill are comparing it to the libraries listed below
Sorting:
- BAG framework☆41Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆128Updated this week
- A tiny Python package to parse spice raw data files.☆53Updated 3 years ago
- Circuit Automatic Characterization Engine☆52Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Updated last year
- Interchange formats for chip design.☆36Updated this week
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆70Updated this week
- ☆45Updated 11 months ago
- Hardware Description Library☆88Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆45Updated 2 weeks ago
- Qrouter detail router for digital ASIC designs☆57Updated 2 months ago
- Skywater 130nm Klayout Device Generators PDK☆30Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆59Updated last week
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- Verilog-A simulation models☆91Updated 3 months ago
- ☆56Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Updated last year
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Updated 5 months ago
- ☆19Updated last year
- ☆51Updated last year
- Open Analog Design Environment☆25Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago
- LAYout with Gridded Objects v2☆68Updated 7 months ago
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- ☆24Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- Coriolis VLSI EDA Tool (LIP6)☆77Updated 2 weeks ago