jonpry / Pill

Related projects: ⓘ

• bluecheetah / bag
  BAG framework
  ☆41Updated last month
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆36Updated 5 months ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆48Updated 2 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆43Updated last year
• dwarning / VA-Models
  Verilog-A simulation models
  ☆49Updated 3 weeks ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last year
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆36Updated 5 months ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆26Updated 4 years ago
• matthschw / ml2tikz
  ☆18Updated this week
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆48Updated 7 years ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆37Updated last year
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆32Updated last year
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆105Updated last month
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆29Updated last year
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆49Updated 5 months ago
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆29Updated 2 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆27Updated last month
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆74Updated 7 years ago
• efabless / mpw_precheck
  ☆35Updated last week
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆37Updated 5 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆48Updated 2 weeks ago
• The-OpenROAD-Project / OpenRCX
  ☆17Updated 3 years ago
• idea-fasoc / fasoc
  ☆52Updated 11 months ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆21Updated last year
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆32Updated 6 months ago
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 7 years ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆52Updated 4 years ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆56Updated last week
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆28Updated 7 years ago