Alternatives and similar repositories for bandgapReferenceCircuit

Users that are interested in bandgapReferenceCircuit are comparing it to the libraries listed below

• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆24Updated last year
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆51Updated 10 months ago
• sscs-ose / sscs-chipathon-2024
  ☆84Updated 6 months ago
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆18Updated last year
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆50Updated 5 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆64Updated last month
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆95Updated 3 months ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆56Updated last week
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated last year
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆67Updated 4 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆78Updated 3 weeks ago
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆27Updated 3 years ago
• efabless / sky130_klayout_pdk
  Skywaters 130nm Klayout PDK
  ☆26Updated 6 months ago
• iic-jku / IIC-RALF
  Reinforcement learning assisted analog layout design flow.
  ☆27Updated last year
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 4 years ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆40Updated 2 years ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆45Updated 3 weeks ago
• RTimothyEdwards / capiche
  Parasitic capacitance analysis of foundry metal stackups
  ☆15Updated 3 months ago
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆29Updated 2 months ago
• IHP-GmbH / IHP-AnalogAcademy
  ☆83Updated last week
• vsdip / avsdbgp_3v3_sky130_v1
  ☆11Updated 4 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆59Updated last month
• JakobRat / RALF
  Reinforcement learning assisted analog layout design flow.
  ☆24Updated last year
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆35Updated last week
• wulffern / cicsim
  Custom IC Creator Simulation tools
  ☆18Updated 2 months ago
• bmurmann / COCOA
  COCOA: Collaborative Compendium on Analog Integrated Circuits
  ☆19Updated 4 months ago