Python interface for Cadence Spectre
☆28Feb 17, 2026Updated 2 months ago
Alternatives and similar repositories for pyspectre
Users that are interested in pyspectre are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CVA6 softcore contest☆24Apr 17, 2026Updated 2 weeks ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆74Apr 23, 2026Updated last week
- A Python and SKILL Framework for Cadence Virtuoso☆54Dec 13, 2025Updated 4 months ago
- Connect Cadence Virtuoso to a Python client using sockets.☆19Aug 27, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A python3 gm/ID starter kit☆85Jan 26, 2026Updated 3 months ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 10 months ago
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 8 years ago
- SKILL / SKILL++ Syntax highlighting for vim☆13Nov 16, 2021Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- PSF simulation data c++ library☆29Jan 14, 2024Updated 2 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- ☆27Dec 16, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Parasitic Extraction for KLayout☆42Apr 24, 2026Updated last week
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- repository for a bandgap voltage reference in SKY130 technology☆43Jan 20, 2023Updated 3 years ago
- Read Spectre PSF files☆78Dec 12, 2025Updated 4 months ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- A Sphinx extension to draw pictures with the TikZ/PGF LaTeX package☆24Jul 13, 2024Updated last year
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆57Apr 9, 2026Updated 3 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆48Nov 6, 2020Updated 5 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆52May 24, 2020Updated 5 years ago
- Generate SVG schematics and block diagrams without a mouse.☆31Jul 5, 2025Updated 9 months ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated 2 months ago
- A python library for ngspice☆14Apr 13, 2026Updated 2 weeks ago
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- Library of componentes for PySpice☆13Oct 15, 2019Updated 6 years ago
- Circuit simulator written in python☆98Jan 9, 2023Updated 3 years ago
- ☆20Oct 28, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆55Apr 25, 2026Updated last week
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- Hardware Description Library☆93Feb 17, 2026Updated 2 months ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- BAG framework☆35Dec 27, 2024Updated last year