Python interface for Cadence Spectre
☆28Feb 17, 2026Updated 4 months ago
Alternatives and similar repositories for pyspectre
Users that are interested in pyspectre are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CVA6 softcore contest☆24Apr 17, 2026Updated 2 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆80Jun 20, 2026Updated last week
- A Python and SKILL Framework for Cadence Virtuoso☆55Dec 13, 2025Updated 6 months ago
- Connect Cadence Virtuoso to a Python client using sockets.☆19Aug 27, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A python3 gm/ID starter kit☆91May 22, 2026Updated last month
- LAYout with Gridded Objects v2☆68Jun 22, 2025Updated last year
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 9 years ago
- SKILL / SKILL++ Syntax highlighting for vim☆12Nov 16, 2021Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- PSF simulation data c++ library☆29Jan 14, 2024Updated 2 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Parasitic Extraction for KLayout☆45Jun 8, 2026Updated 3 weeks ago
- ☆28Dec 16, 2020Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- Read Spectre PSF files☆80Dec 12, 2025Updated 6 months ago
- 21st century electronic design automation tools, written in Rust.☆37Jun 25, 2026Updated last week
- A Sphinx extension to draw pictures with the TikZ/PGF LaTeX package☆24Jul 13, 2024Updated last year
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26May 22, 2022Updated 4 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆56Apr 9, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆48Nov 6, 2020Updated 5 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆53May 24, 2020Updated 6 years ago
- Generate SVG schematics and block diagrams without a mouse.☆32Jul 5, 2025Updated 11 months ago
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- Library of componentes for PySpice☆13Oct 15, 2019Updated 6 years ago
- Circuit simulator written in python☆98Jan 9, 2023Updated 3 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 4 months ago
- ☆21Oct 28, 2024Updated last year
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆63Jun 23, 2026Updated last week
- Hardware Description Library☆95Feb 17, 2026Updated 4 months ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- BAG framework☆37Dec 27, 2024Updated last year
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago