AugustUnderground / pyspectre

Related projects: ⓘ

• mdmfernandes / socad
  Connect Cadence Virtuoso to a Python client using sockets.
  ☆15Updated 4 years ago
• christophmuellerorg / spectre_python
  Simple and most probably incomplete parser for spectre netlists
  ☆16Updated 7 years ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆36Updated 2 weeks ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆48Updated 7 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆36Updated 5 months ago
• matthschw / ml2tikz
  ☆18Updated this week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆49Updated 3 weeks ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆19Updated last year
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆49Updated 4 months ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆32Updated 6 months ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆26Updated 4 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆45Updated 5 months ago
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 7 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆29Updated last year
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆18Updated 5 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆27Updated last month
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆40Updated 4 years ago
• AyarLabs / ACG
  Arbitrary Cell Generator enables parametrized grid-free circuit layout creation
  ☆12Updated 4 years ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆25Updated 2 weeks ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆28Updated 6 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆43Updated last year
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆48Updated 2 months ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆28Updated last year
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆32Updated last year
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆24Updated 2 years ago
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆23Updated this week
• henjo / pycds
  Python interface to Cadence Virtuoso data
  ☆14Updated 10 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆36Updated 5 months ago
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆27Updated 9 years ago