Python interface for Cadence Spectre
☆25Feb 17, 2026Updated last month
Alternatives and similar repositories for pyspectre
Users that are interested in pyspectre are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MOSIS MPW Test Data and SPICE Models Collections☆40Apr 2, 2020Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- A Python and SKILL Framework for Cadence Virtuoso☆51Dec 13, 2025Updated 3 months ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 9 months ago
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 8 years ago
- SKILL / SKILL++ Syntax highlighting for vim☆11Nov 16, 2021Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- PSF simulation data c++ library☆28Jan 14, 2024Updated 2 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- ☆25Dec 16, 2020Updated 5 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated 3 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- Read Spectre PSF files☆74Dec 12, 2025Updated 3 months ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆55Feb 14, 2026Updated last month
- A python3 gm/ID starter kit☆72Jan 26, 2026Updated last month
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆47Nov 6, 2020Updated 5 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆52May 24, 2020Updated 5 years ago
- Generate SVG schematics and block diagrams without a mouse.☆31Jul 5, 2025Updated 8 months ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- A python library for ngspice☆14Jun 21, 2022Updated 3 years ago
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- Library of componentes for PySpice☆13Oct 15, 2019Updated 6 years ago
- Circuit simulator written in python☆97Jan 9, 2023Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆49Updated this week
- Hardware Description Library☆90Feb 17, 2026Updated last month
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- BAG framework☆33Dec 27, 2024Updated last year
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Circuit analysis environment for Python☆61Sep 6, 2024Updated last year
- Parsing and generating popular formats of circuit netlist☆41Dec 10, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year