verilator/example-systemverilog external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

verilator/example-systemverilog

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/verilator/example-systemverilog)

Close

verilator / example-systemverilogView on GitHubMore

• External links
• Readme badge

☆40Jan 23, 2024Updated 2 years ago

Alternatives and similar repositories for example-systemverilog

Users that are interested in example-systemverilog are comparing it to the libraries listed below

• verilator / verilator_ext_tests

  View on GitHub
  Extended and external tests for Verilator testing
  ☆17Mar 11, 2026Updated last week
• verilator / uvm

  View on GitHub
  Universal Verification Methodology (UVM) base libraries, with edits for Verilator
  ☆32Oct 12, 2025Updated 5 months ago
• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 6 years ago
• ucb-bar / nvdla-wrapper

  View on GitHub
  Wraps the NVDLA project for Chipyard integration
  ☆22Sep 2, 2025Updated 6 months ago
• wzc810049078 / SRT-4-DIVISION

  View on GitHub
  RADIX-4 SRT division
  ☆12Oct 31, 2019Updated 6 years ago
• ics-jku / instruction-decoder

  View on GitHub
  ☆19Feb 12, 2026Updated last month
• AI-Vector-Accelerator / ava-core

  View on GitHub
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆35Jan 19, 2021Updated 5 years ago
• lowRISC / epic-c-example

  View on GitHub
  ePIC (Embedded PIC) example: kernel and relocatable loadable app
  ☆14Oct 27, 2023Updated 2 years ago
• tomverbeure / fpga_quick_ram_update

  View on GitHub
  Quickly update a bitstream with new RAM contents
  ☆16Jun 8, 2021Updated 4 years ago
• jg-fossh / uvm-python-verification-lib

  View on GitHub
  UVM Python Verification Agents Library
  ☆15Mar 18, 2021Updated 5 years ago
• tomverbeure / vexriscv_ocd_blog

  View on GitHub
  Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
  ☆26Feb 21, 2022Updated 4 years ago
• verilator / verilator-announce

  View on GitHub
  Announcements related to Verilator
  ☆44Nov 2, 2025Updated 4 months ago
• efabless / caravel-lite

  View on GitHub
  ☆17Nov 4, 2024Updated last year
• ultraembedded / cortex_m0_wrapper

  View on GitHub
  Cortex-M0 DesignStart Wrapper
  ☆23Aug 11, 2019Updated 6 years ago
• rdiez / jtag_dpi

  View on GitHub
  JTAG DPI module for OpenRISC simulation with Verilator
  ☆17Oct 27, 2012Updated 13 years ago
• MikeCovrado / GettingVerilatorStartedWithUVM

  View on GitHub
  Simple UVM environment for experimenting with Verilator.
  ☆38Updated this week
• chipsalliance / UHDM-integration-tests

  View on GitHub
  ☆31Oct 2, 2023Updated 2 years ago
• freecores / simple_spi

  View on GitHub
  SPI core
  ☆12Jul 17, 2014Updated 11 years ago
• pulp-platform / safety_island

  View on GitHub
  A reliable, real-time subsystem for the Carfield SoC
  ☆20Dec 2, 2025Updated 3 months ago
• merledu / TileLink

  View on GitHub
  TileLink Uncached Lightweight (TL-UL) implementation on Chisel.
  ☆22Nov 21, 2020Updated 5 years ago
• zlagpacan / LOROF

  View on GitHub
  Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU
  ☆15Feb 23, 2026Updated 3 weeks ago
• rftafas / stdcores

  View on GitHub
  Standard and Curated cores, tested and working.
  ☆11Dec 29, 2022Updated 3 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• riscv / docs-spec-template

  View on GitHub
  ☆37Mar 7, 2026Updated 2 weeks ago
• freecores / uart16550

  View on GitHub
  UART 16550 core
  ☆39Jul 17, 2014Updated 11 years ago
• aignacio / riscv_verilator_model

  View on GitHub
  RISCV model for Verilator/FPGA targets
  ☆54Oct 17, 2019Updated 6 years ago
• chipsalliance / uvm-verilator

  View on GitHub
  ☆118Nov 11, 2025Updated 4 months ago
• ZipCPU / videozip

  View on GitHub
  A ZipCPU SoC for the Nexys Video board supporting video functionality
  ☆20Nov 13, 2024Updated last year
• google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0

  View on GitHub
  7 track standard cells for GF180MCU provided by GlobalFoundries.
  ☆27Dec 1, 2022Updated 3 years ago
• oscar-cluster / oscar

  View on GitHub
  OSCAR main source repository.
  ☆16Sep 25, 2025Updated 5 months ago
• riscv-boom / riscv-coremark

  View on GitHub
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆73Jul 19, 2024Updated last year
• matbi86 / matbi_fpga_season_1

  View on GitHub
  to study xilinx fpga using Zybo Z7-20 board
  ☆14Mar 13, 2024Updated 2 years ago
• pulp-platform / axi_spi_master

  View on GitHub
  ☆23Oct 8, 2019Updated 6 years ago
• dreylago / logicmin

  View on GitHub
  Logic Minimization in Python
  ☆26Feb 23, 2026Updated 3 weeks ago
• tactcomplabs / rev

  View on GitHub
  RISC-V SST CPU Component
  ☆24Jan 23, 2026Updated last month
• mattvenn / simulate-gate

  View on GitHub
  Project 1.1 Simulate a Skywater 130nm standard cell using ngspice
  ☆14Jul 18, 2025Updated 8 months ago
• tymonx / virtio

  View on GitHub
  Virtio implementation in SystemVerilog
  ☆48Jan 23, 2018Updated 8 years ago
• verilator / verilator

  View on GitHub
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,439Updated this week
• bobbl / rudolv

  View on GitHub
  RISC-V processor
  ☆32May 26, 2022Updated 3 years ago