incoresemi / river_core
RiVer Core is an open source Python based RISC-V Core Verification framework.
☆22Updated 3 months ago
Alternatives and similar repositories for river_core:
Users that are interested in river_core are comparing it to the libraries listed below
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆69Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆77Updated 2 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- Useful utilities for BAR projects☆30Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 8 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆32Updated 4 years ago
- Platform Level Interrupt Controller☆35Updated 8 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 4 months ago
- ☆26Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆29Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 3 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- ☆82Updated last year
- Microprobe: Microbenchmark generation framework☆21Updated 7 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- ☆16Updated 6 months ago