bohanw / jpeg_comp_verilog
JPEG Compression RTL implementation
☆9Updated 7 years ago
Alternatives and similar repositories for jpeg_comp_verilog:
Users that are interested in jpeg_comp_verilog are comparing it to the libraries listed below
- ☆16Updated 5 years ago
- Generic AXI master stub☆19Updated 10 years ago
- Direct Access Memory for MPSoC☆12Updated 3 weeks ago
- ☆11Updated 10 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆27Updated 2 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆14Updated 4 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆21Updated last month
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- CORDIC VLSI-IP for deep learning activation functions☆13Updated 5 years ago
- Verilog Code for a JPEG Decoder☆33Updated 6 years ago
- Implementation of the PCIe physical layer☆32Updated this week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆30Updated 3 weeks ago
- Simple demo showing how to use the ping pong FIFO☆14Updated 8 years ago
- ☆14Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- SoC Based on ARM Cortex-M3☆25Updated this week
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- ☆11Updated last year
- Xilinx IP repository☆13Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated 3 weeks ago
- ☆17Updated 9 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- ☆20Updated 5 years ago
- ☆14Updated this week