bohanw / jpeg_comp_verilog
JPEG Compression RTL implementation
☆9Updated 7 years ago
Alternatives and similar repositories for jpeg_comp_verilog:
Users that are interested in jpeg_comp_verilog are comparing it to the libraries listed below
- ☆16Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Verilog Code for a JPEG Decoder☆33Updated 6 years ago
- CORDIC VLSI-IP for deep learning activation functions☆13Updated 5 years ago
- Direct Access Memory for MPSoC☆12Updated last month
- ☆11Updated 11 months ago
- ☆25Updated 4 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆17Updated 5 months ago
- ☆12Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 4 years ago
- Generic AXI master stub☆19Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- ☆14Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆12Updated 3 weeks ago
- Simple demo showing how to use the ping pong FIFO☆14Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆30Updated last month
- ☆16Updated 4 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- A MCU implementation based PODES-M0O☆18Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 weeks ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆16Updated 9 months ago