bohanw / jpeg_comp_verilog
JPEG Compression RTL implementation
☆9Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for jpeg_comp_verilog
- ☆16Updated 5 years ago
- CORDIC VLSI-IP for deep learning activation functions☆13Updated 5 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 3 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated 3 weeks ago
- Direct Access Memory for MPSoC☆12Updated 3 weeks ago
- Implementation of the PCIe physical layer☆30Updated last week
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- Generic AXI master stub☆19Updated 10 years ago
- Verilog Code for a JPEG Decoder☆31Updated 6 years ago
- ☆11Updated 8 months ago
- The memory model was leveraged from micron.☆19Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆13Updated 8 years ago
- ☆11Updated last year
- ☆20Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- RTL code of some arbitration algorithm☆12Updated 5 years ago
- Network on Chip for MPSoC☆25Updated 3 weeks ago
- ☆13Updated 5 years ago
- ☆21Updated 2 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆12Updated 2 years ago