akothen / HydrideLinks
A retargetable and extensible synthesis-based compiler for modern hardware architectures
☆13Updated 6 months ago
Alternatives and similar repositories for Hydride
Users that are interested in Hydride are comparing it to the libraries listed below
Sorting:
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 7 months ago
- ☆23Updated 9 months ago
- ☆17Updated 7 months ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- ☆17Updated 3 weeks ago
- ☆25Updated last week
- Asynchronous semantics for architectural simulation and synthesis.☆55Updated last week
- ☆31Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆32Updated 9 months ago
- ☆17Updated 3 months ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆38Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆26Updated 2 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆122Updated 9 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 11 months ago
- ☆64Updated 6 years ago
- ☆22Updated last week
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆24Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 3 years ago
- tutorials about polyhedral compilation.☆55Updated 3 weeks ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆31Updated 3 weeks ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year