Alternatives and similar repositories for Hydride

Users that are interested in Hydride are comparing it to the libraries listed below

• pku-liang / popa
  A unified programming framework for high and portable performance across FPGAs and GPUs
  ☆11Updated 5 months ago
• pku-liang / Hestia
  ☆17Updated 5 months ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆29Updated 7 months ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆33Updated 2 years ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆47Updated last week
• ychen306 / vegen
  ☆30Updated 2 years ago
• yaohuicai / smoothe-artifact
  ☆15Updated 2 weeks ago
• weiya711 / sam
  ☆18Updated 2 months ago
• dovedevic / blimp
  A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.
  ☆18Updated 3 years ago
• stanford-ppl / DAM-RS
  ☆20Updated 6 months ago
• CMU-SAFARI / Load-Inspector
  A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…
  ☆21Updated last year
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 11 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆116Updated last year
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆24Updated 8 months ago
• hkust-adsl / gass
  ☆38Updated 3 years ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆29Updated 3 years ago
• PolyArch / gem-forge-framework
  ☆25Updated last year
• Yu-Maryland / Differentiable_Scheduler_ICML24
  Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.
  ☆21Updated 9 months ago
• sfu-arch / muir
  ☆24Updated 4 years ago
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆25Updated 3 weeks ago
• litz-lab / scarab
  ☆12Updated last week
• PrincetonUniversity / SCAF
  A Speculation-Aware Collaborative Dependence Analysis Framework
  ☆28Updated last year
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 2 years ago
• NVlabs / ptxmemorymodel
  ☆64Updated 6 years ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆50Updated 3 years ago
• pku-liang / MAGIS
  MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)
  ☆53Updated last year
• MatthiasJReisinger / PolyBenchC-4.2.1
  PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/
  ☆106Updated 9 years ago
• pku-liang / ksim
  ☆45Updated 7 months ago
• UCLA-VAST / heterohalide
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆15Updated 4 years ago