akothen / HydrideLinks
A retargetable and extensible synthesis-based compiler for modern hardware architectures
☆13Updated 2 weeks ago
Alternatives and similar repositories for Hydride
Users that are interested in Hydride are comparing it to the libraries listed below
Sorting:
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 8 months ago
- ☆31Updated 3 years ago
- ☆27Updated last week
- ☆23Updated 9 months ago
- ☆17Updated 8 months ago
- ☆17Updated last month
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 10 months ago
- ☆22Updated last month
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- ☆65Updated 6 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- ☆32Updated 5 months ago
- ☆38Updated 3 years ago
- EQueue Dialect☆41Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆57Updated last week
- ☆17Updated 3 months ago
- Race detector for NVIDIA GPUs, published in SOSP 2021.☆18Updated 9 months ago
- WaferLLM: Large Language Model Inference at Wafer Scale☆76Updated last month
- A Speculation-Aware Collaborative Dependence Analysis Framework☆27Updated last year
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆17Updated 10 months ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆55Updated last year
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆13Updated 3 weeks ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- ☆26Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago