cowanmeg / cgo-artifact-2020
Artifact repository for paper Automatic Generation of High-Performance Quantized Machine Learning Kernels
☆17Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for cgo-artifact-2020
- agile hardware-software co-design☆44Updated 2 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆102Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- ☆25Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- ☆15Updated 3 years ago
- ☆31Updated 3 years ago
- ☆14Updated 3 years ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆22Updated this week
- EQueue Dialect☆39Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆27Updated 2 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆28Updated 5 months ago
- ☆33Updated 4 months ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆31Updated last year
- ☆15Updated this week
- A DSL for Systolic Arrays☆78Updated 5 years ago
- ☆40Updated 3 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆53Updated 6 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆62Updated 2 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆80Updated 6 months ago
- ☆16Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Benchmark for matrix multiplications between dense and block sparse (BSR) matrix in TVM, blocksparse (Gray et al.) and cuSparse.☆24Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆79Updated last month
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆33Updated last week