cowanmeg / cgo-artifact-2020Links
Artifact repository for paper Automatic Generation of High-Performance Quantized Machine Learning Kernels
☆17Updated 4 years ago
Alternatives and similar repositories for cgo-artifact-2020
Users that are interested in cgo-artifact-2020 are comparing it to the libraries listed below
Sorting:
- ☆33Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆25Updated 3 years ago
- Singular Binarized Neural Network based on GPU Bit Operations (see our SC-19 paper)☆15Updated 4 years ago
- ☆14Updated 3 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆110Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- ☆13Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆51Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- Benchmark for matrix multiplications between dense and block sparse (BSR) matrix in TVM, blocksparse (Gray et al.) and cuSparse.☆24Updated 4 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- ☆41Updated 11 months ago
- ☆28Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Performance Prediction Toolkit for GPUs☆37Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆85Updated last year
- ☆18Updated last month
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 10 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆34Updated 5 months ago
- ☆53Updated 2 months ago
- ☆31Updated 2 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 3 years ago