isi-rcg / spicy
Hot & Spicy tool suite
☆23Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for spicy
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆12Updated 8 months ago
- SRAM☆20Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆52Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆58Updated 7 years ago
- Open Source PHY v2☆25Updated 6 months ago
- CNN accelerator☆26Updated 7 years ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- ☆42Updated 3 years ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- ☆66Updated last year
- Tutorials on HLS Design☆49Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- ☆47Updated 3 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆23Updated 5 months ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆71Updated 9 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆44Updated 8 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- Networking Overlay on PYNQ☆44Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago