AI-Assisted Verification of Data Structures
☆25May 27, 2026Updated 5 months ago
Alternatives and similar repositories for VeriStruct
Users that are interested in VeriStruct are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AlphaVerus: Formally Verified Code Generation through Self-Improving Translation and Treefinement☆35May 14, 2025Updated last year
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 4 months ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- Clover: Closed-Loop Verifiable Code Generation☆50May 12, 2025Updated last year
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated 3 weeks ago
- Auto formalization of the CLRS text book☆40Oct 22, 2026Updated last week
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆28Updated this week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SymDiff-Differential-Program-Verifier☆40Aug 21, 2025Updated last year
- ☆10Sep 29, 2024Updated 2 years ago
- generating formally verified C code with LLMs (thesis Merlijn Sevenhuijsen) http://urn.kb.se/resolve?urn=urnsediva-356745☆14Jun 7, 2026Updated 4 months ago
- ☆29Sep 26, 2026Updated last month
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- Connecting bv_decide to SMTLIB.☆19Oct 19, 2026Updated last week
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- A standalone structural (gate-level) verilog parser☆43Oct 12, 2026Updated 2 weeks ago
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 2 weeks ago
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated last year
- Ranking LLM-Generated Loop Invariants for Program Verification.☆13Aug 20, 2024Updated 2 years ago
- ☆16Jul 3, 2023Updated 3 years ago
- ☆10Apr 20, 2026Updated 6 months ago
- ☆129Aug 24, 2026Updated 2 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 8 months ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Sep 8, 2026Updated last month
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Automated Controller Synthesis☆15Jun 27, 2018Updated 8 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆25Oct 20, 2026Updated last week
- ☆18Jan 23, 2026Updated 9 months ago
- SATZilla SAT feature extraction tool☆16Mar 23, 2026Updated 7 months ago
- ☆21Sep 14, 2026Updated last month
- Integer Multiplier Generator for Verilog☆27Jul 4, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year