XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-UnitsView on GitHub
Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
☆19Sep 16, 2022Updated 3 years ago
Alternatives and similar repositories for A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
Users that are interested in A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Aug 11, 2021Updated 4 years ago
- ☆29Feb 8, 2022Updated 4 years ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆20Feb 28, 2025Updated last year
- Parametric NTT/INTT Hardware Generator☆81Apr 3, 2021Updated 5 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆22Nov 18, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆26Nov 3, 2020Updated 5 years ago
- ☆38Aug 1, 2024Updated last year
- A repository for code used in the paper "On the precision loss in approximate homomorphic encryption"☆11Jan 16, 2025Updated last year
- A basic implementation of the Small Primes Number-Theoretic Transform (NTT) multiplication algorithm.☆24Nov 4, 2017Updated 8 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆52Jan 20, 2022Updated 4 years ago
- An Implementation of the Number Theoretic Transform☆52Aug 23, 2023Updated 2 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆90Nov 30, 2022Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple Python implementation of BFV Homomorphic Encryption Scheme☆31Feb 19, 2021Updated 5 years ago
- The official implementation of AAAI 2024 paper: Estimating On-road Transportation Carbon Emissions from Open Data of Road Network and Ori…☆12Feb 24, 2024Updated 2 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆55Aug 5, 2018Updated 7 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 6 months ago
- ☆11Nov 22, 2022Updated 3 years ago
- ☆19Nov 11, 2024Updated last year
- ☆12May 24, 2022Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- ☆29Aug 19, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- A easy to use multithreading thread pool library for C. It is a handy stream like job scheduler with an automatic garbage collector. This…☆13Mar 6, 2021Updated 5 years ago
- ZPrize entry for Accelerating NTT Operations on an FPGA☆16Nov 18, 2022Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆19Jul 9, 2024Updated last year
- FPGA based image processing pipeline using zedboard, able to accelerate openCV functions☆16Apr 29, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- Alaska Research CubeSat Attitude Control and Determination System flight code☆10Jan 6, 2017Updated 9 years ago
- 1U CubeSat engineering model solar panels hardware project.☆14Dec 19, 2020Updated 5 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- Display ov7670 camera video on VGA monitors through Video DMA on ZedBoard☆19Jun 20, 2017Updated 9 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆22May 4, 2024Updated 2 years ago
- ☆14Sep 29, 2024Updated last year