XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
☆19Updated 2 years ago
Alternatives and similar repositories for A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
Users that are interested in A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units are comparing it to the libraries listed below
Sorting:
- ☆21Updated 8 months ago
- Parametric NTT/INTT Hardware Generator☆71Updated 4 years ago
- ☆14Updated last year
- ☆23Updated 3 years ago
- ☆35Updated 9 months ago
- ☆22Updated 3 years ago
- ☆23Updated last year
- ☆27Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆33Updated 3 years ago
- processor for post-quantum cryptography☆15Updated 5 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆52Updated 2 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆17Updated 3 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆33Updated 10 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆37Updated 4 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Updated last year
- FPGA implementation of Chinese SM4 encryption algorithm.☆52Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆10Updated last year
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆47Updated 6 years ago
- Verilog RTL Implementation of DNN☆10Updated 6 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆11Updated last year
- ☆13Updated 10 years ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆11Updated 2 months ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- ☆53Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- FFT generator using Chisel☆59Updated 3 years ago