XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-UnitsView on GitHub
Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
☆19Sep 16, 2022Updated 4 years ago
Alternatives and similar repositories for A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
Users that are interested in A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Aug 11, 2021Updated 5 years ago
- ☆29Feb 8, 2022Updated 4 years ago
- Parametric NTT/INTT Hardware Generator☆83Apr 3, 2021Updated 5 years ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆20Feb 28, 2025Updated last year
- ☆42Aug 1, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 11 months ago
- ☆11Nov 11, 2023Updated 2 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆38Aug 17, 2020Updated 6 years ago
- ☆12Aug 24, 2021Updated 5 years ago
- Implementation for the paper : EvalRound Algorithm in CKKS Bootstrapping☆12Aug 30, 2023Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆53Jan 20, 2022Updated 4 years ago
- A repository for code used in the paper "On the precision loss in approximate homomorphic encryption"☆11Jan 16, 2025Updated last year
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆97Nov 30, 2022Updated 3 years ago
- A configurable processing element for deep neural network accelerators☆10Sep 22, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An Implementation of the Number Theoretic Transform☆55Aug 23, 2023Updated 3 years ago
- This is the development repositiory for FHEON. The project is currently in version 1.0☆17Updated this week
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 6 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 5 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Simple Python implementation of BFV Homomorphic Encryption Scheme☆31Feb 19, 2021Updated 5 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆56Aug 5, 2018Updated 8 years ago
- POC implementation of "Accelerating HE Operations Using Key Decomposition"[KLSS23]☆20Jun 11, 2025Updated last year
- Differentially Private Information Retrieval☆10Dec 15, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆65Aug 25, 2020Updated 6 years ago
- ☆26Feb 20, 2024Updated 2 years ago
- ☆11Jul 26, 2017Updated 9 years ago
- go framework☆13Nov 10, 2018Updated 8 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- ☆15Nov 22, 2022Updated 3 years ago
- ☆12May 24, 2022Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 10 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ZPrize entry for Accelerating NTT Operations on an FPGA☆16Nov 18, 2022Updated 3 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 9 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 12 years ago
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- Implementation of basic and advance level Data Structures with some important algorithms for Education purposes, using C and C++. Contrib…☆10Jun 21, 2022Updated 4 years ago
- Number theoretic transform☆10Feb 13, 2018Updated 8 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
Are these results useful?