XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-UnitsLinks
Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元
☆19Updated 2 years ago
Alternatives and similar repositories for A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
Users that are interested in A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units are comparing it to the libraries listed below
Sorting:
- ☆24Updated 3 years ago
- ☆14Updated last year
- Parametric NTT/INTT Hardware Generator☆72Updated 4 years ago
- ☆22Updated 3 years ago
- ☆35Updated 10 months ago
- ☆25Updated last year
- ☆22Updated 9 months ago
- ☆26Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆34Updated 3 years ago
- processor for post-quantum cryptography☆16Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆48Updated 6 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆53Updated 7 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆54Updated 2 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆17Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆12Updated 3 months ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆12Updated last year
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 8 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆61Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- ☆55Updated 4 years ago
- ☆13Updated 10 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago