Alternatives and similar repositories for A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units

Users that are interested in A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units are comparing it to the libraries listed below

• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆35Updated last year
• KULeuven-COSIC / NTRU_NTT_HW
  ☆25Updated 4 years ago
• alibaba-damo-academy / damo_ctl_cham
  ☆26Updated 2 years ago
• florianhirner / proteus
  ☆22Updated last year
• flokrieger / Aloha-HE
  ☆27Updated 3 months ago
• NikhilRout / NTT-FPGA
  Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…
  ☆14Updated this week
• raymondrc / FPGA-SM3-HASH
  Description of Chinese SM3 Hash algorithm with Verilog HDL
  ☆51Updated 7 years ago
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆77Updated 4 years ago
• raymondrc / FPGA_SM4
  FPGA implementation of Chinese SM4 encryption algorithm.
  ☆56Updated 7 years ago
• scale-lab / DRUM
  The Verilog source code for DRUM approximate multiplier.
  ☆31Updated 2 years ago
• crypt-xie / XCryptCore
  Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)
  ☆41Updated 5 years ago
• MEEPproject / fpga_shell
  MEEP FPGA Shell project, currently supporting Alveos u280 and u55c
  ☆14Updated last year
• xiang-rc / cfntt_ref
  ☆35Updated last year
• pq-crypto / vpqc
  processor for post-quantum cryptography
  ☆17Updated 5 years ago
• tom-urkin / AMBA
  AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog
  ☆16Updated 2 years ago
• DHLSan / FastHomNAND
  Acceleration of TFHE-based Homomorphic NAND Gate on FPGA
  ☆18Updated 4 years ago
• kemalderya / pqc-param-ntt
  ☆25Updated 3 years ago
• acmert / kyber-polmul-hw
  Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme
  ☆37Updated 3 years ago
• govindjeevan / Weighted-Round-Robin-Arbiter
  Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components
  ☆20Updated 7 years ago
• Csuk0914 / dnn-rtl
  Verilog RTL Implementation of DNN
  ☆10Updated 7 years ago
• eldrickm / wakey_wakey
  EE 272B - VLSI Design Project
  ☆13Updated 4 years ago
• LoganBrist / C-Verilog_NTT_RNS_Polymultiplier
  ☆26Updated 5 years ago
• lajanugen / Modular-Exponentiation
  Verilog Implementation of modular exponentiation using Montgomery multiplication
  ☆36Updated 11 years ago
• fatestudio / RSA4096_NEW
  ☆13Updated 10 years ago
• GJigar / ZYNQ_CNN
  ☆19Updated 3 years ago
• mcjtag / bitonic_sorter
  Bitonic sorter (Batcher's sorting network) written in Verilog.
  ☆35Updated last year
• AnuragSChatterjee / Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA
  A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…
  ☆17Updated 2 years ago
• hyoukjun / microswitch-noc
  ☆28Updated 6 years ago
• aignacio / ahb_lite_bus
  AHB Bus lite v3.0
  ☆16Updated 6 years ago
• chipsalliance / adams-bridge
  Post-Quantum Cryptography IP Core (Crystals-Dilithium)
  ☆39Updated last week