XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-UnitsView external linksLinks
Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
☆19Sep 16, 2022Updated 3 years ago
Alternatives and similar repositories for A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
Users that are interested in A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units are comparing it to the libraries listed below
Sorting:
- ☆25Aug 11, 2021Updated 4 years ago
- ☆27Feb 8, 2022Updated 4 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆18Feb 28, 2025Updated 11 months ago
- Parametric NTT/INTT Hardware Generator☆80Apr 3, 2021Updated 4 years ago
- ☆36Aug 1, 2024Updated last year
- A repository for code used in the paper "On the precision loss in approximate homomorphic encryption"☆10Jan 16, 2025Updated last year
- ☆26Nov 3, 2020Updated 5 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆37Aug 17, 2020Updated 5 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆41Jan 20, 2022Updated 4 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- An Implementation of the Number Theoretic Transform☆51Aug 23, 2023Updated 2 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆52Aug 5, 2018Updated 7 years ago
- ☆27Aug 31, 2023Updated 2 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆75Nov 30, 2022Updated 3 years ago
- A basic implementation of the Small Primes Number-Theoretic Transform (NTT) multiplication algorithm.☆24Nov 4, 2017Updated 8 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Apr 11, 2022Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated last year
- Bitmap Processing Library & AXI-Stream Video Image VIP☆36Apr 11, 2022Updated 3 years ago
- Simple Python implementation of BFV Homomorphic Encryption Scheme☆31Feb 19, 2021Updated 4 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- The SEAL-CPU backend is a Reference backend engine for HEBench which is a shared library that implements the required functions specified…☆11Mar 3, 2023Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Feb 5, 2026Updated last week
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- ☆10Nov 22, 2022Updated 3 years ago
- ☆13Sep 29, 2024Updated last year