Generate and tune custom architectures for sparse linear algebra
☆15Jan 20, 2018Updated 8 years ago
Alternatives and similar repositories for cask
Users that are interested in cask are comparing it to the libraries listed below
Sorting:
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- Official repository for "DEnsity: Open-domain Dialogue Evaluation Metric using Density Estimation (ACL2023 Findings)"☆11May 23, 2023Updated 2 years ago
- ☆10Mar 20, 2021Updated 4 years ago
- Implementation of COO, CSR, CSC, SSS and TJDS sparse matrix formats.☆11Jul 15, 2015Updated 10 years ago
- C library for the emulation of reduced-precision floating point types☆55Apr 2, 2023Updated 2 years ago
- Github page for SSDFA☆11Jan 28, 2020Updated 6 years ago
- Deprecated, see https://github.com/react-in-action/letters-social☆12Sep 9, 2016Updated 9 years ago
- This is a generic LaTeX template for dissertations (layout according to Imperial College London).☆14Jul 8, 2019Updated 6 years ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- ☆11Jul 24, 2017Updated 8 years ago
- This is Circuit Solver which can solve any kind of circuit for you. Do check it out!!☆11Nov 20, 2022Updated 3 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- A machine learning library capable of training various deep neural networks (RNNs, LSTMs, DBNs, ect...) on a GPU. It makes use of auto-di…☆10Aug 28, 2018Updated 7 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model☆12Jan 19, 2020Updated 6 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- Fast Synchronization-Free Algorithms for Parallel Sparse Triangular Solves with Multiple Right-Hand Sides (SpTRSM)☆14Feb 14, 2020Updated 6 years ago
- PYNQ DMA benchmark project☆12Apr 27, 2017Updated 8 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- ☆13Jan 27, 2017Updated 9 years ago
- ☆13May 18, 2021Updated 4 years ago
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 11 years ago
- This is a variation of the k-means clustering that produces equally sized clusters.☆10Nov 28, 2015Updated 10 years ago
- Base code and optimized code for the benchmarks used in the PolyMage paper published at ASPLOS 2015☆20Jun 14, 2016Updated 9 years ago
- ☆47Feb 4, 2020Updated 6 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15May 27, 2018Updated 7 years ago
- Singular Binarized Neural Network based on GPU Bit Operations (see our SC-19 paper)☆17Dec 9, 2020Updated 5 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- Code accompanying our paper "Finding trainable sparse networks through Neural Tangent Transfer" to be published at ICML-2020.☆13Jun 14, 2020Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆19Jan 21, 2022Updated 4 years ago