Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.
☆24Jul 12, 2018Updated 8 years ago
Alternatives and similar repositories for embeddedCNN
Users that are interested in embeddedCNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆18May 30, 2020Updated 6 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆340Jul 9, 2019Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆158Jan 23, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The Guidance For Installing dpu and some other stuff On Xilinx ZCU102☆14Jan 7, 2020Updated 6 years ago
- PYNQ DMA benchmark project☆12Apr 27, 2017Updated 9 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆15Nov 7, 2022Updated 3 years ago
- ☆29Oct 20, 2019Updated 7 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆14Apr 6, 2021Updated 5 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Mar 11, 2019Updated 7 years ago
- ☆19Aug 25, 2017Updated 9 years ago
- A codebase accompanying the paper "Improving Performance Estimation for FPGA-based Accelerators for Convolutional Neural Networks", by Fe…☆13May 27, 2020Updated 6 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆15Aug 26, 2021Updated 5 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆21Apr 8, 2024Updated 2 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- ☆84Jul 16, 2020Updated 6 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 8 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 5 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆798Dec 10, 2019Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 8 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Feature Selection and Nuisance Attribute Projection for Speech Emotion Recognition☆10Dec 4, 2020Updated 5 years ago
- ☆10Oct 8, 2021Updated 5 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆21May 26, 2021Updated 5 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 7 years ago
- 基于C++标准库中bitset实现的Cache模拟器（包括数据缓存和指令缓存、多种替换策略以及回写策略）☆10Apr 30, 2019Updated 7 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- 中文：☆110Nov 29, 2019Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- ☆32Apr 21, 2019Updated 7 years ago
- Official repository of 3DSRnet (ICIP 2019)☆11Jun 29, 2022Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 8 years ago