The Guidance For Installing dpu and some other stuff On Xilinx ZCU102
☆15Jan 7, 2020Updated 6 years ago
Alternatives and similar repositories for dpu_on_zcu102
Users that are interested in dpu_on_zcu102 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- ☆28Aug 31, 2023Updated 2 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 5 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [ECCV 2024] CLAMP-ViT: Contrastive Data-Free Learning for Adaptive Post-Training Quantization of ViTs☆18Jul 2, 2024Updated last year
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- A pytorch model profiler with information about macs, energy and e.t.c☆17Feb 24, 2024Updated 2 years ago
- ZCU102 two IMX274 camera design.☆12Feb 3, 2023Updated 3 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated 9 months ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Jul 12, 2018Updated 7 years ago
- Artifical_Potential_Field for Multiple Targets Applications☆14Nov 9, 2020Updated 5 years ago
- ☆45Jun 30, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆14Aug 31, 2025Updated 7 months ago
- ☆17Nov 29, 2019Updated 6 years ago
- ☆18Jul 19, 2018Updated 7 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆18Apr 20, 2023Updated 2 years ago
- ☆23Apr 25, 2024Updated last year
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆23Aug 19, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆19Jun 17, 2022Updated 3 years ago
- Senior Design Project at UW-Madison ECE☆19May 4, 2023Updated 2 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆75Dec 19, 2025Updated 4 months ago
- 用于国科大自动评教。☆14Apr 23, 2024Updated last year
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 3 years ago
- mRNA☆27Mar 16, 2021Updated 5 years ago
- Manifold Diffusion Fields☆10May 19, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Fastest CPU (AVX/SSE) SIFT or other 128-float vector matcher for computer vision☆14Mar 23, 2021Updated 5 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…☆17May 1, 2022Updated 3 years ago
- Implement Real-Time Gesture Recognition and Segmentation with Mask RCNN☆11Jan 16, 2019Updated 7 years ago
- python utils☆12Jan 7, 2020Updated 6 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago