lobster1989 / Mnist-classification-Vitis-AI-1.3-TensorFlow2
Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.
☆12Updated 3 years ago
Alternatives and similar repositories for Mnist-classification-Vitis-AI-1.3-TensorFlow2:
Users that are interested in Mnist-classification-Vitis-AI-1.3-TensorFlow2 are comparing it to the libraries listed below
- Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.☆31Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- ☆50Updated last year
- Low Precision(quantized) Yolov5☆33Updated 11 months ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated last year
- ☆35Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆63Updated last week
- Quantize,Pytorch,Vgg16,MobileNet☆41Updated 3 years ago
- prune filters and layers for yolov3☆9Updated 2 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆41Updated last year
- HLS_YOLOV3☆22Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- ☆43Updated 6 years ago
- ☆15Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆18Updated 3 years ago
- using xilinx xc6slx45 to implement mnist net☆82Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆67Updated last year
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆73Updated last year
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 3 years ago
- Traffic-Sign-Reognition☆11Updated 4 years ago
- Implement Tiny YOLO v3 on ZYNQ☆270Updated 2 years ago