A-suozhang / Verilog_Uart_With_FifoLinks
Implemented The UART with FIFO
☆14Updated 5 years ago
Alternatives and similar repositories for Verilog_Uart_With_Fifo
Users that are interested in Verilog_Uart_With_Fifo are comparing it to the libraries listed below
Sorting:
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Interface Protocol in Verilog☆50Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- 异步FIFO的内部实现☆24Updated 6 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- ☆20Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆36Updated 9 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆23Updated 5 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago