A-suozhang / Verilog_Uart_With_Fifo
Implemented The UART with FIFO
☆13Updated 5 years ago
Alternatives and similar repositories for Verilog_Uart_With_Fifo:
Users that are interested in Verilog_Uart_With_Fifo are comparing it to the libraries listed below
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆22Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆23Updated last year
- Interface Protocol in Verilog☆49Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- UART To SPI☆17Updated 10 years ago
- AXI Interconnect☆47Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆22Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆37Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- ☆19Updated 2 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- ☆36Updated 9 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- DMA Hardware Description with Verilog☆13Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆19Updated last year
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆51Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- An 8 input interrupt controller written in Verilog.☆25Updated 13 years ago