A-suozhang / Verilog_Uart_With_Fifo
Implemented The UART with FIFO
☆12Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Verilog_Uart_With_Fifo
- UART To SPI☆16Updated 10 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆20Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆37Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 5 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆20Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆20Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- UART -> AXI Bridge☆55Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆22Updated 6 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆19Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆12Updated 2 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆42Updated 11 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆40Updated 2 years ago
- Verilog SPI master and slave☆46Updated 8 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆21Updated last year