A-suozhang / Verilog_Uart_With_FifoLinks
Implemented  The UART with FIFO
☆14Updated 6 years ago
Alternatives and similar repositories for Verilog_Uart_With_Fifo
Users that are interested in Verilog_Uart_With_Fifo are comparing it to the libraries listed below
Sorting:
- UART To SPI☆18Updated 11 years ago
 - Interface Protocol in Verilog☆50Updated 6 years ago
 - Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
 - Verilog based BCH encoder/decoder☆125Updated 3 years ago
 - SDRAM controller with AXI4 interface☆98Updated 6 years ago
 - UART -> AXI Bridge☆63Updated 4 years ago
 - A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
 - Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
 - An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆142Updated 2 years ago
 - IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
 - Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
 - Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆128Updated 2 years ago
 - Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
 - An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year
 - DDR2 memory controller written in Verilog☆78Updated 13 years ago
 - A set of Wishbone Controlled SPI Flash Controllers☆90Updated 3 years ago
 - SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
 - Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆76Updated 2 years ago
 - This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆25Updated 5 years ago
 - An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆87Updated 2 years ago
 - It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆18Updated 5 years ago
 - A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆119Updated 2 years ago
 - Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
 - Verilog SPI master and slave☆60Updated 9 years ago
 - Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆19Updated 7 years ago
 - Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
 - Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆32Updated 6 years ago
 - Verilog modules required to get the OV7670 camera working☆75Updated 7 years ago
 - Small (Q)SPI flash memory programmer in Verilog☆65Updated 2 years ago
 - An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆192Updated 2 years ago