A-suozhang / Verilog_Uart_With_Fifo
Implemented The UART with FIFO
☆12Updated 5 years ago
Alternatives and similar repositories for Verilog_Uart_With_Fifo:
Users that are interested in Verilog_Uart_With_Fifo are comparing it to the libraries listed below
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- UART To SPI☆17Updated 10 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆50Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- ☆36Updated 9 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆16Updated 3 years ago
- Verilog SPI master and slave☆50Updated 9 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆15Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- Asynchronous fifo in verilog☆33Updated 8 years ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆14Updated 6 years ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆22Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- DMA Hardware Description with Verilog☆13Updated 5 years ago