A-suozhang / Verilog_Uart_With_FifoLinks
Implemented The UART with FIFO
☆14Updated 5 years ago
Alternatives and similar repositories for Verilog_Uart_With_Fifo
Users that are interested in Verilog_Uart_With_Fifo are comparing it to the libraries listed below
Sorting:
- Interface Protocol in Verilog☆50Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- round robin arbiter☆74Updated 10 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- ☆36Updated 9 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- ☆20Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year