Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2
☆19Apr 11, 2020Updated 6 years ago
Alternatives and similar repositories for ZynqMP-FPGA-Ubuntu18.04-Ultra96
Users that are interested in ZynqMP-FPGA-Ubuntu18.04-Ultra96 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- ☆18Jan 30, 2018Updated 8 years ago
- Board files to build Ultra 96 PYNQ image☆159Sep 14, 2025Updated 11 months ago
- ☆14Mar 13, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆135Aug 14, 2025Updated last year
- ☆19Aug 25, 2017Updated 8 years ago
- Avnet Board Definition Files☆146Jan 12, 2026Updated 7 months ago
- ☆17Sep 20, 2023Updated 2 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 10 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- ☆13Apr 12, 2023Updated 3 years ago
- ☆12Aug 10, 2018Updated 8 years ago
- ☆60Jul 11, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- OCaml bindings for the Integer Set Library.☆13Jun 12, 2014Updated 12 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆12Oct 22, 2016Updated 9 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆36Aug 1, 2020Updated 6 years ago
- Absinthe is an optimization framework to fuse and tile stencil codes in one shot☆14Jul 17, 2019Updated 7 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆109Jan 29, 2022Updated 4 years ago
- MIMO platform for advanced communications and PNT applications☆14Dec 8, 2014Updated 11 years ago
- Github Repo for Embedded FPGA course by Vincent Claes☆13Mar 10, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Some CRDT implementations in Datalog☆18Jul 20, 2018Updated 8 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆80Feb 13, 2022Updated 4 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- Scala staging framework☆18Jul 13, 2018Updated 8 years ago
- It is a GPIO interrupt example for xilinx ZYNQ FPGA.☆14Oct 7, 2014Updated 11 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- ☆16Apr 17, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- ☆343Jun 16, 2020Updated 6 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Ubuntu 20.04 Desktop Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆14Nov 27, 2021Updated 4 years ago
- C++ HDL (Hardware Description Language)☆48Updated this week
- Ubuntu 20.04 Desktop for Ultra96/Ultra96-V2☆11Nov 27, 2021Updated 4 years ago