ikwzm / ZynqMP-FPGA-Ubuntu18.04-Ultra96Links
Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2
☆19Updated 5 years ago
Alternatives and similar repositories for ZynqMP-FPGA-Ubuntu18.04-Ultra96
Users that are interested in ZynqMP-FPGA-Ubuntu18.04-Ultra96 are comparing it to the libraries listed below
Sorting:
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated 2 weeks ago
- HOG + SVM on FPGA☆27Updated 4 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 8 months ago
- ☆53Updated 2 years ago
- Avnet Board Definition Files☆133Updated last week
- Adding PR to the PYNQ Overlay☆18Updated 8 years ago
- ☆56Updated 3 years ago
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- Kria Vitis platforms and overlays☆104Updated 3 months ago
- ☆131Updated 2 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆25Updated 9 years ago
- Updated version of the XUP Workshops☆19Updated 7 years ago
- ☆84Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆103Updated 7 years ago
- ☆118Updated 4 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- TCL scripts for FPGA (Xilinx)☆33Updated 3 years ago
- ☆18Updated 7 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- MIPI CSI-2 RX☆35Updated 3 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 7 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Updated 7 years ago