SAITPublic / PIMSimulator
Processing-In-Memory (PIM) Simulator
☆151Updated 3 months ago
Alternatives and similar repositories for PIMSimulator:
Users that are interested in PIMSimulator are comparing it to the libraries listed below
- ☆57Updated 8 months ago
- ☆128Updated last month
- NeuPIMs Simulator☆73Updated 8 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆193Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆94Updated last month
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆154Updated 2 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆152Updated 10 months ago
- ☆17Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆125Updated 9 months ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆80Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- Repository to host and maintain scale-sim-v2 code☆270Updated this week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆209Updated 10 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆105Updated 2 years ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- gem5 Tips & Tricks☆67Updated 5 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆111Updated 6 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆229Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆62Updated this week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆72Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated this week
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆21Updated last month
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆298Updated 3 months ago
- gem5 repository to study chiplet-based systems☆69Updated 5 years ago
- ☆64Updated 4 years ago