A survey on architectural simulators focused on CPU caches.
☆16Feb 8, 2020Updated 6 years ago
Alternatives and similar repositories for archsim
Users that are interested in archsim are comparing it to the libraries listed below
Sorting:
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆14Nov 20, 2022Updated 3 years ago
- Hardware performance counter tool for Windows OS☆17Sep 4, 2018Updated 7 years ago
- code for examining determinism of performance counters☆21Mar 18, 2021Updated 4 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 5 months ago
- DINAMITE LLVM Pass☆11May 24, 2017Updated 8 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆62Feb 12, 2024Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Mar 16, 2021Updated 4 years ago
- Simulator or Non-Uniform Cache Architectures☆10Aug 27, 2018Updated 7 years ago
- Multiple approaches to statistical simulation for computer architects☆15Jun 1, 2020Updated 5 years ago
- Python Cache Hierarchy Simulator☆100Jul 29, 2025Updated 7 months ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Apr 21, 2020Updated 5 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Jul 5, 2017Updated 8 years ago
- A set of synthetic benchmarks used in IEEE RTAS 2016 paper by Prathap et al.,☆18Feb 10, 2026Updated 2 weeks ago
- SoCRocket - Core Repository☆38Mar 6, 2017Updated 8 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated 11 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Jun 30, 2024Updated last year
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Jul 15, 2019Updated 6 years ago
- Rigorous Floating-Point Mixed-Precision Tuner☆17May 21, 2020Updated 5 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆106Apr 26, 2024Updated last year
- Loop Kernel Analysis and Performance Modeling Toolkit☆96Mar 19, 2025Updated 11 months ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- Cycle-accurate X86-64 simulator based on PTLsim☆30Jun 18, 2023Updated 2 years ago
- COBAYN: Compiler Autotuning Framework Using Bayesian Networks☆20May 9, 2022Updated 3 years ago
- Criticality-aware Framework for Modeling Computer Performance☆33Dec 15, 2024Updated last year
- Instanciate the Cache Aware Roofline Model on single socket and multisocket systems.☆27Feb 22, 2019Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Code experiments to exercise ideas while reading "Engineering a Compiler".☆27Mar 15, 2019Updated 6 years ago
- Open Power Performance Analysis Tool☆29Sep 10, 2022Updated 3 years ago
- An easy to use tool to stream hardware performance counters data as CSV☆30May 7, 2024Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆72Dec 29, 2025Updated 2 months ago
- 关于移植模型至gemmini的文档☆32May 4, 2022Updated 3 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆32Oct 13, 2023Updated 2 years ago
- Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5☆30Updated this week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago