UMass-LIDS / TragenLinks
TRAGEN: A Synthetic Trace Generator for Realistic Cache Simulations
☆19Updated last year
Alternatives and similar repositories for Tragen
Users that are interested in Tragen are comparing it to the libraries listed below
Sorting:
- JEDI: model-driven trace generation for cache simulations☆14Updated last year
- ☆72Updated 2 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆50Updated last year
- This repository describes I/O traces of Google storage servers and disks synthesized by Thesios. Thesios synthesizes representative I/O t…☆24Updated last year
- A rust-based benchmark for BlueField SmartNICs.☆29Updated 2 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- ☆29Updated 2 years ago
- Arbitrary offloads for RDMA NICs☆97Updated 3 years ago
- An EDM-enabled PHY + a rack-level network simulator☆11Updated 8 months ago
- PetPS: Supporting Huge Embedding Models with Tiered Memory☆32Updated last year
- TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]☆44Updated 10 months ago
- Scaling Up Memory Disaggregated Applications with SMART☆29Updated last year
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Updated last year
- ☆30Updated 4 years ago
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago
- Canvas: Isolated and Adaptive Swapping for Multi-Applications on Remote Memory☆38Updated 2 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- Tigon: A Distributed Database for a CXL Pod [OSDI '25]☆28Updated 2 months ago
- Ensō is a high-performance streaming interface for NIC-application communication.☆74Updated 2 months ago
- Nu is a new datacenter system that enables developers to build fungible applications that can use datacenter resources wherever they are.☆38Updated last year
- Prefetching and efficient data path for memory disaggregation☆67Updated 5 years ago
- λ-IO: a unified I/O stack for computational storage [FAST'23]☆76Updated 4 months ago
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆19Updated 2 years ago
- ☆109Updated 2 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆11Updated 8 months ago
- ☆36Updated last year
- Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL☆59Updated last year
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆28Updated last year
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆166Updated this week
- A Skew-Resistant Index for Processing-in-Memory☆26Updated 11 months ago