UMass-LIDS / TragenLinks
TRAGEN: A Synthetic Trace Generator for Realistic Cache Simulations
☆19Updated last year
Alternatives and similar repositories for Tragen
Users that are interested in Tragen are comparing it to the libraries listed below
Sorting:
- JEDI: model-driven trace generation for cache simulations☆14Updated 10 months ago
- TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]☆44Updated 8 months ago
- Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL☆56Updated last year
- This repository describes I/O traces of Google storage servers and disks synthesized by Thesios. Thesios synthesizes representative I/O t…☆24Updated last year
- ☆71Updated 2 years ago
- A rust-based benchmark for BlueField SmartNICs.☆28Updated 2 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- ☆30Updated 4 years ago
- ☆27Updated 2 years ago
- Scaling Up Memory Disaggregated Applications with SMART☆29Updated last year
- PetPS: Supporting Huge Embedding Models with Tiered Memory☆32Updated last year
- Deft: A Scalable Tree Index for Disaggregated Memory☆18Updated 2 months ago
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago
- Tigon: A Distributed Database for a CXL Pod [OSDI '25]☆25Updated 3 weeks ago
- The Artifact Evaluation Version of SOSP Paper #19☆50Updated 11 months ago
- This is the implementation repository of our OSDI'23 paper: SMART: A High-Performance Adaptive Radix Tree for Disaggregated Memory.☆62Updated 8 months ago
- Canvas: Isolated and Adaptive Swapping for Multi-Applications on Remote Memory☆38Updated 2 years ago
- Arbitrary offloads for RDMA NICs☆95Updated 3 years ago
- Prefetching and efficient data path for memory disaggregation☆67Updated 5 years ago
- CoRM: Compactable Remote Memory over RDMA☆20Updated 4 years ago
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Updated last year
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆18Updated last year
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆27Updated last year
- Clio, ASPLOS'22.☆77Updated 3 years ago
- This is the source code for our (Tobias Ziegler, Jacob Nelson-Slivon, Carsten Binnig and Viktor Leis) published paper at SIGMOD’23: Desig…☆27Updated 9 months ago
- ☆106Updated 2 years ago
- λ-IO: a unified I/O stack for computational storage [FAST'23]☆76Updated 2 months ago
- VANS: A validated NVRAM simulator☆27Updated last year
- This is the implementation repository of our SOSP'24 paper: Aceso: Achieving Efficient Fault Tolerance in Memory-Disaggregated Key-Value …☆21Updated 9 months ago
- Code for "Baleen: ML Admission & Prefetching for Flash Caches" (FAST 2024).☆26Updated last year