UMass-LIDS / Tragen
TRAGEN: A Synthetic Trace Generator for Realistic Cache Simulations
☆19Updated last year
Alternatives and similar repositories for Tragen:
Users that are interested in Tragen are comparing it to the libraries listed below
- JEDI: model-driven trace generation for cache simulations☆12Updated 7 months ago
- ☆30Updated 4 years ago
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆18Updated last year
- This repository describes I/O traces of Google storage servers and disks synthesized by Thesios. Thesios synthesizes representative I/O t…☆23Updated 11 months ago
- Scaling Up Memory Disaggregated Applications with SMART☆27Updated last year
- A rust-based benchmark for BlueField SmartNICs.☆28Updated last year
- Programming system for NIC-accelerated network applications☆27Updated 6 years ago
- Code for "Baleen: ML Admission & Prefetching for Flash Caches" (FAST 2024).☆23Updated last year
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Updated last year
- Benchmark Suite for RDMA Performance Isolation☆37Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 4 months ago
- Arbitrary offloads for RDMA NICs☆89Updated 2 years ago
- CoRM: Compactable Remote Memory over RDMA☆20Updated 3 years ago
- ☆15Updated last year
- MIND: In-Network Memory Management for Disaggregated Data Centers☆42Updated 3 years ago
- ☆26Updated last year
- source code for Deft paper☆16Updated 6 months ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- Canvas: Isolated and Adaptive Swapping for Multi-Applications on Remote Memory☆38Updated 2 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆45Updated last year
- The Artifact Evaluation Version of SOSP Paper #19☆45Updated 8 months ago
- ☆13Updated 3 years ago
- ☆11Updated 3 years ago
- TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]☆42Updated 6 months ago
- Clio, ASPLOS'22.☆73Updated 3 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…☆36Updated 2 years ago
- ☆20Updated 7 years ago
- Medusa: Accelerating Serverless LLM Inference with Materialization [ASPLOS'25]☆22Updated 4 months ago
- Simulation code for the LHD cache replacement policy as published in NSDI 2018.☆24Updated 6 years ago