Alternatives and similar repositories for Tragen

Users that are interested in Tragen are comparing it to the libraries listed below

• UMass-LIDS / Jedi
  JEDI: model-driven trace generation for cache simulations
  ☆14Updated last year
• google-research-datasets / thesios
  This repository describes I/O traces of Google storage servers and disks synthesized by Thesios. Thesios synthesizes representative I/O t…
  ☆24Updated last year
• spypaul / MQSim_CXL
  ☆72Updated 2 years ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆51Updated last year
• project-kona / asplos21-ae
  ☆31Updated 4 years ago
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆19Updated 2 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆49Updated last year
• thustorage / lambda-io
  λ-IO: a unified I/O stack for computational storage [FAST'23]
  ☆76Updated 4 months ago
• wegul / EDM
  An EDM-enabled PHY + a rack-level network simulator
  ☆12Updated 9 months ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆28Updated last year
• ut-datasys / tigon
  Tigon: A Distributed Database for a CXL Pod [OSDI '25]
  ☆31Updated 3 months ago
• redn-io / RedN
  Arbitrary offloads for RDMA NICs
  ☆97Updated 3 years ago
• madsys-dev / smart
  Scaling Up Memory Disaggregated Applications with SMART
  ☆31Updated last year
• thustorage / deft
  Deft: A Scalable Tree Index for Disaggregated Memory
  ☆19Updated 4 months ago
• PDS-Lab / Rcmp
  Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL
  ☆59Updated last year
• Nu-NSDI23 / Nu
  Nu is a new datacenter system that enables developers to build fungible applications that can use datacenter resources wherever they are.
  ☆38Updated last year
• thustorage / TeRM
  TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]
  ☆45Updated 11 months ago
• thustorage / PetPS
  PetPS: Supporting Huge Embedding Models with Tiered Memory
  ☆33Updated last year
• crossroadsfpga / enso
  Ensō is a high-performance streaming interface for NIC-application communication.
  ☆75Updated 2 weeks ago
• clusterfarmem / cfm
  Cluster Far Mem, framework to execute single job and multi job experiments using fastswap
  ☆21Updated last year
• DataManagementLab / RDMA_synchronization
  This is the source code for our (Tobias Ziegler, Jacob Nelson-Slivon, Carsten Binnig and Viktor Leis) published paper at SIGMOD’23: Desig…
  ☆27Updated 11 months ago
• dmemsys / SMART
  This is the implementation repository of our OSDI'23 paper: SMART: A High-Performance Adaptive Radix Tree for Disaggregated Memory.
  ☆63Updated 10 months ago
• uclasystem / hermit
  Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony
  ☆34Updated last year
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• Sys-KU / AutoTiering
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆47Updated 3 years ago
• Compute-Express-Link / CXLPapers
  ☆109Updated 2 years ago
• yale-nova / mind
  MIND: In-Network Memory Management for Disaggregated Data Centers
  ☆43Updated last month
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆36Updated last year
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
  ☆92Updated last week