RoaLogic / Hamming-ECCLinks
Hamming ECC Encoder and Decoder to protect memories
☆32Updated 4 months ago
Alternatives and similar repositories for Hamming-ECC
Users that are interested in Hamming-ECC are comparing it to the libraries listed below
Sorting:
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- Platform Level Interrupt Controller☆40Updated last year
- DDR3 SDRAM controller☆18Updated 10 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- UART models for cocotb☆29Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆20Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- ☆58Updated 4 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- ☆59Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆25Updated 3 years ago