RoaLogic / Hamming-ECCLinks
Hamming ECC Encoder and Decoder to protect memories
☆34Updated 8 months ago
Alternatives and similar repositories for Hamming-ECC
Users that are interested in Hamming-ECC are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- ☆27Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆34Updated 4 months ago
- UART -> AXI Bridge☆63Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆78Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆111Updated 4 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Generic AXI master stub☆19Updated 11 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago