Hamming ECC Encoder and Decoder to protect memories
☆36Jan 28, 2025Updated last year
Alternatives and similar repositories for Hamming-ECC
Users that are interested in Hamming-ECC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- AES☆16Oct 4, 2022Updated 3 years ago
- AHB DMA 32 / 64 bits☆62Jul 17, 2014Updated 12 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- Verilog based BCH encoder/decoder☆137Sep 26, 2022Updated 3 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 8 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆31Aug 16, 2021Updated 4 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- OpenRISC 1000 port for sourceware.org's src tree (binutils, gdb, newlib, etc.)☆19Mar 12, 2016Updated 10 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Updated this week
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- 国科大软件安全原理作业☆25Oct 27, 2020Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A data backup software for Linux (UESTC, 软件开发综合实验)☆14Dec 28, 2022Updated 3 years ago
- Decoder implementation using verilog (hardware) and Cpp (software)☆15Feb 18, 2026Updated 5 months ago
- GCC toolchain for MSP430☆10Apr 2, 2019Updated 7 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 7 months ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆124Jul 29, 2021Updated 4 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Jun 19, 2026Updated last month
- ☆11Nov 17, 2025Updated 8 months ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Next186 SoC PC☆17Feb 5, 2014Updated 12 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- HARV - HArdened Risc-V☆18Mar 10, 2022Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Apr 10, 2026Updated 3 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆45Jun 22, 2021Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated 2 years ago
- High throughput JPEG decoder in Verilog for FPGA☆277Mar 5, 2022Updated 4 years ago