给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行
☆19Aug 26, 2019Updated 6 years ago
Alternatives and similar repositories for Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-
Users that are interested in Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 9 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Nov 8, 2019Updated 6 years ago
- ☆16May 1, 2024Updated 2 years ago
- ideas and eda software for vlsi design☆51Updated this week
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆141May 14, 2021Updated 5 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 4 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A self-contained MP8862 1..20.5V/2A buck-boost DCDC module for breadboard, evaluation and deployment☆14Nov 19, 2022Updated 3 years ago
- Prototype for an in memory fuzzer☆13Aug 1, 2017Updated 8 years ago
- Numerical Run Length Encoding and Arithmetic in Cython☆19Jan 28, 2026Updated 4 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆34Aug 7, 2021Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆93Oct 14, 2020Updated 5 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- ☆75Jul 30, 2021Updated 4 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Ethereum Browser☆10Apr 29, 2020Updated 6 years ago
- c网络爬虫simspider的请求队列和完成队列的redis实现，用于大规模分布式爬虫架构。☆12May 16, 2015Updated 11 years ago
- Computer Graphics Metafile☆10Apr 12, 2021Updated 5 years ago
- Build your own AI friend☆18Sep 15, 2025Updated 8 months ago
- Python framework to solve crypto problems using grainofsalt and cryptominisat☆15May 24, 2022Updated 4 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- FT2232HL JTAG & UART Downloader☆22Jul 18, 2021Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OSD Lyrics是受lrcdis的启发而开发的一款第三方歌词显示程序，它为Linux下的多款播放器提供类似Windows下QQ音乐的歌词显示功能，并能自动从网络上下载歌词。 =播放器支持= OSD Lyrics是独立程序，通过播放器提供的接口对播放器进行支持。目前O…☆14Nov 3, 2010Updated 15 years ago
- ☆11May 3, 2026Updated 3 weeks ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- H264视频解码verilog实现☆89Aug 11, 2017Updated 8 years ago
- regexp4 engine (C-lang)☆11Oct 17, 2017Updated 8 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- PC sampling profiler for Cortex-M MCUs☆13Jan 23, 2026Updated 4 months ago