给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行
☆19Aug 26, 2019Updated 6 years ago
Alternatives and similar repositories for Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-
Users that are interested in Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- 1、XY2-100协议的解析；2、振镜X、Y电机脉冲的生成；3、编码器数据采集。☆29Aug 5, 2020Updated 6 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- ☆16May 1, 2024Updated 2 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- MPLAB® PowerSmart™ SDK - Digital Control Library Designer Configuration Tool & Code Generator☆13Apr 12, 2021Updated 5 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆148May 14, 2021Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 3 years ago
- 本项目为参加2019全国大学生集成电路比赛 ARM杯创建。本项目是基于FPGA的一套包含Cortex-M3内核的车牌识别系统 。☆20Jun 1, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- A self-contained MP8862 1..20.5V/2A buck-boost DCDC module for breadboard, evaluation and deployment☆15Nov 19, 2022Updated 3 years ago
- Prototype for an in memory fuzzer☆13Aug 1, 2017Updated 9 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆94Oct 14, 2020Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆36Aug 7, 2021Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Official Cpp implementation of the Ambr protocol http://www.ambr.org/☆12Nov 20, 2018Updated 7 years ago
- ☆76Jul 30, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Build your own AI friend☆18Sep 15, 2025Updated 11 months ago
- c网络爬虫simspider的请求队列和完成队列的redis实现，用于大规模分布式爬虫架构。☆12May 16, 2015Updated 11 years ago
- Computer Graphics Metafile☆10Apr 12, 2021Updated 5 years ago
- An Ethereum Browser☆10Apr 29, 2020Updated 6 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- FT2232HL JTAG & UART Downloader☆22Jul 18, 2021Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generates CMSIS-SVD xml files from DTS info and Register templates☆12Apr 4, 2025Updated last year
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- H264视频解码verilog实现☆91Aug 11, 2017Updated 9 years ago
- regexp4 engine (C-lang)☆11Oct 17, 2017Updated 8 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Testbenches for HDL projects☆23Updated this week
- ☆10Jun 13, 2025Updated last year