DMA Hardware Description with Verilog
☆20Dec 20, 2019Updated 6 years ago
Alternatives and similar repositories for DMA
Users that are interested in DMA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆53Jul 11, 2025Updated last year
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆13Apr 24, 2023Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- ☆13Jun 22, 2023Updated 3 years ago
- An 8 input interrupt controller written in Verilog.☆31Mar 22, 2012Updated 14 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated 2 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆44Mar 25, 2020Updated 6 years ago
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 5 months ago
- An implemention of LSTM on FPGA based on Tensorflow☆10Mar 12, 2019Updated 7 years ago
- SHA3 (KECCAK)☆21Jul 17, 2014Updated 12 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- C++ program to simulate various cpu scheduling algorithms☆14Jun 30, 2024Updated 2 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 8 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆16Aug 7, 2022Updated 4 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- Hardware Description Language Translator☆17Updated this week
- The HDL Bits Solutions repository provides answers to the HDL Bits exercises, which are designed for practicing digital hardware design u…☆18Sep 3, 2024Updated 2 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ⚙️ CPU Scheduling Algorithms C++ Codes☆14Sep 23, 2018Updated 8 years ago
- DALI driver for ESP32 using the RMT peripheral.☆12Oct 20, 2026Updated 2 weeks ago
- Software to look for interrelationships between constants and find formulas for number sequences☆19Jul 6, 2026Updated 4 months ago
- Open-source memory-mapped Ethernet MAC for FPGA with RGMII interface☆23Jul 27, 2026Updated 3 months ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆183Nov 2, 2020Updated 6 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆10Oct 16, 2023Updated 3 years ago
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- ☆31Aug 8, 2020Updated 6 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago