AmrElsersy / DMA
DMA Hardware Description with Verilog
☆13Updated 5 years ago
Alternatives and similar repositories for DMA:
Users that are interested in DMA are comparing it to the libraries listed below
- ☆19Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- System Verilog using Functional Verification☆10Updated 11 months ago
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 8 months ago
- ☆19Updated 5 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆23Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- System on Chip verified with UVM/OSVVM/FV☆24Updated last month
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- ☆28Updated 11 months ago
- ☆17Updated 9 years ago
- AXI Interconnect☆47Updated 3 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- Implementation of the PCIe physical layer☆35Updated 2 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last month
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆25Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- ☆16Updated 5 years ago