AmrElsersy / DMALinks
DMA Hardware Description with Verilog
☆14Updated 5 years ago
Alternatives and similar repositories for DMA
Users that are interested in DMA are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆50Updated last year
- ☆20Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- To design test bench of the APB protocol☆17Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆20Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- System Verilog using Functional Verification☆12Updated last year
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- ☆28Updated 4 years ago