DMA Hardware Description with Verilog
☆20Dec 20, 2019Updated 6 years ago
Alternatives and similar repositories for DMA
Users that are interested in DMA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆13Apr 24, 2023Updated 3 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆12Jun 22, 2023Updated 3 years ago
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- SHA3 (KECCAK)☆20Jul 17, 2014Updated 12 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- A verilog based 5-stage pipelined RISC-V Processor code.☆40Mar 25, 2020Updated 6 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆15Aug 7, 2022Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- GNU toolchain for PULP and RISC-V☆14Mar 15, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated last week
- A small 32-bit implementation of the RISC-V architecture☆34Apr 10, 2026Updated 4 months ago
- Software to look for interrelationships between constants and find formulas for number sequences☆19Jul 6, 2026Updated last month
- The HDL Bits Solutions repository provides answers to the HDL Bits exercises, which are designed for practicing digital hardware design u…☆19Sep 3, 2024Updated last year
- ☆31Aug 8, 2020Updated 6 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Apr 21, 2019Updated 7 years ago
- AMBA bus lecture material☆548Jan 21, 2020Updated 6 years ago
- Adversarial driving simulator for testing safety validation algorithms☆15Jun 13, 2021Updated 5 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated last week
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- A Python module to interact with an Intel JTAG UART☆17May 8, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆44May 22, 2020Updated 6 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆178Nov 2, 2020Updated 5 years ago
- Basic RISC-V Test SoC☆206Apr 7, 2019Updated 7 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆26Sep 2, 2021Updated 4 years ago