UART in Verilog and VHDL
☆18Aug 21, 2022Updated 4 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆350Aug 22, 2023Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆234May 11, 2024Updated 2 years ago
- USB keyboard/mouse to PS/2 interface converter using a Raspberry Pi Pico☆12Sep 11, 2022Updated 4 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- Source code for the 6-wheeled ExoMy rover - Forked☆14Nov 19, 2025Updated 11 months ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago
- This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projec…☆13Jul 12, 2025Updated last year
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- A FPGA SoM based on Artix-7 with USB3 through GTP directly and MCU(CH32V305GBU6) on board，50 diff-pairs in two 80Pin BTB connectors.☆13Oct 12, 2025Updated last year
- IEEE Executive project for the year 2021-2022☆15Nov 22, 2022Updated 3 years ago
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- coursera code☆13Jun 27, 2013Updated 13 years ago
- 这是一个用于已经安装的pyocd的GUI界面，用于使用DAP-Link下载到单片机和生成命令，省去自己写命令的麻烦☆13Dec 28, 2023Updated 2 years ago
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- ☆10Sep 23, 2023Updated 3 years ago
- libusb-0.1 golang wrapper☆10Jul 12, 2014Updated 12 years ago
- draw cie xy chromatictiy plot by Qt☆11Jan 20, 2022Updated 4 years ago
- RTL design of Systolic Arrays for matrix multiplication.☆16Dec 17, 2023Updated 2 years ago
- ☆10Aug 21, 2026Updated 2 months ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- All code found on nandland is here. underconstruction.gif☆377Aug 21, 2022Updated 4 years ago
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆12Jan 12, 2023Updated 3 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- 电子工程相关技术交流讨论repo-2023年限定☆20Jul 8, 2023Updated 3 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆28Sep 30, 2022Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆25Nov 8, 2019Updated 6 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆18Sep 12, 2023Updated 3 years ago
- Ultralightweight JSON parser in ANSI C☆10Mar 8, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆29Mar 3, 2026Updated 8 months ago
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 3 months ago
- General Purpose AXI Direct Memory Access☆83May 12, 2024Updated 2 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆16Jan 2, 2021Updated 5 years ago
- AS7341是一款11通道可见光传感器，可测量8个波长的可见光适用于颜色检测、灯光色温检测等场景☆11Apr 10, 2023Updated 3 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- RW007 (SPI Wi-Fi module) driver for RT-Thread☆12Oct 16, 2025Updated last year