UART in Verilog and VHDL
☆17Aug 21, 2022Updated 3 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- SPI Slave for FPGA in Verilog and VHDL☆231May 11, 2024Updated 2 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- SPI Master for FPGA - VHDL and Verilog☆341Aug 22, 2023Updated 2 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆53Jun 4, 2026Updated last week
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- 这是一个用于已经安装的pyocd的GUI界面，用于使用DAP-Link下载到单片机和生成命令，省去自己写命令的麻烦☆13Dec 28, 2023Updated 2 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆57Mar 1, 2026Updated 3 months ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆25Sep 30, 2022Updated 3 years ago
- ☆10Sep 23, 2023Updated 2 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- zynq 7000 series training, with z7-lite board☆22Jun 16, 2022Updated 3 years ago
- 电子工程相关技术交流讨论repo-2023年限定☆20Jul 8, 2023Updated 2 years ago
- This repo is to collect openocd config files for GD32 series MCU☆19Feb 12, 2022Updated 4 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- ☆19Jan 13, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An open-source invisible desktop application to help you pass your technical interviews.☆16Mar 14, 2025Updated last year
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆24Feb 28, 2024Updated 2 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- 基于开源库libyuv 实现NV21转I420、I420转NV21 以及对I420数据进行裁剪、缩放、旋转、镜像等操作☆10Jul 16, 2020Updated 5 years ago
- Ultralightweight JSON parser in ANSI C☆10Mar 8, 2017Updated 9 years ago
- RW007 (SPI Wi-Fi module) driver for RT-Thread☆11Oct 16, 2025Updated 7 months ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 8 months ago
- A curated list of awesome appsec tools available on Ubuntu 🗄️☆12Mar 4, 2024Updated 2 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- Emulating Quantum Circuits on FPGAs☆29Nov 22, 2023Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆32Dec 31, 2022Updated 3 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆18Aug 24, 2024Updated last year
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated 11 months ago