UART in Verilog and VHDL
☆18Aug 21, 2022Updated 3 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- SPI Slave for FPGA in Verilog and VHDL☆233May 11, 2024Updated 2 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- SPI Master for FPGA - VHDL and Verilog☆345Aug 22, 2023Updated 2 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jan 23, 2024Updated 2 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- 这是一个用于已经安装的pyocd的GUI界面，用于使用DAP-Link下载到单片机和生成命令，省去自己写命令的麻烦☆13Dec 28, 2023Updated 2 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- A port of HenryRLee/PokerHandEvaluator to c#☆14Nov 11, 2021Updated 4 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆27Sep 30, 2022Updated 3 years ago
- ADF4351锁相环系统和驱动程序☆12Feb 27, 2020Updated 6 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- ☆10Sep 23, 2023Updated 2 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆18May 14, 2021Updated 5 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 4 months ago
- This repo is to collect openocd config files for GD32 series MCU☆20Feb 12, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆25Nov 8, 2019Updated 6 years ago
- Projects related to Annual Computer Poker Competition☆14Sep 19, 2016Updated 9 years ago
- 电子工程相关技术交流讨论repo-2023年限定☆20Jul 8, 2023Updated 3 years ago
- zynq 7000 series training, with z7-lite board☆22Jun 16, 2022Updated 4 years ago
- ☆19Jan 13, 2021Updated 5 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- An open-source invisible desktop application to help you pass your technical interviews.☆16Mar 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RW007 (SPI Wi-Fi module) driver for RT-Thread☆12Oct 16, 2025Updated 9 months ago
- Ultralightweight JSON parser in ANSI C☆10Mar 8, 2017Updated 9 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆12Nov 2, 2020Updated 5 years ago
- 基于开源库libyuv 实现NV21转I420、I420转NV21 以及对I420数据进行裁剪、缩放、旋转、镜像等操作☆10Jul 16, 2020Updated 6 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 9 months ago
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆21Updated this week
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year