fangyzh26 / AHB_SRAM
☆21Updated last year
Related projects ⓘ
Alternatives and complementary repositories for AHB_SRAM
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆81Updated 7 years ago
- ☆34Updated 9 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆46Updated 4 years ago
- AXI总线连接器☆91Updated 4 years ago
- ☆52Updated 8 years ago
- IC Verification & SV Demo☆45Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- fpga跑sobel识别算法☆26Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆30Updated last year
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- AXI Interconnect☆46Updated 3 years ago
- APB to I2C☆40Updated 10 years ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆111Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆19Updated last year
- 视 频旋转(2019FPGA大赛)☆29Updated 4 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆154Updated 6 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆43Updated 11 months ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- Cortex M0 based SoC☆70Updated 3 years ago