fangyzh26 / AHB_SRAM
☆21Updated last year
Alternatives and similar repositories for AHB_SRAM:
Users that are interested in AHB_SRAM are comparing it to the libraries listed below
- ARM中通过APB总线连接的UART模块☆61Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 2 years ago
- ☆36Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆38Updated 2 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆31Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆53Updated 8 years ago
- IC Verification & SV Demo☆51Updated 3 years ago
- fpga跑sobel识别算法☆28Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆118Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆46Updated last year
- ☆18Updated 2 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- APB to I2C☆39Updated 10 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- ☆59Updated 9 years ago
- AXI总线连接器☆94Updated 4 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆27Updated last year
- Integration of SIFT and LES Algorithms☆12Updated 10 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆32Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆56Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 6 years ago