This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.
☆22May 12, 2025Updated last year
Alternatives and similar repositories for RISCV_MYTH
Users that are interested in RISCV_MYTH are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Semiconductor Packaging Fundamentals☆45May 19, 2025Updated last year
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆28Jul 21, 2025Updated last year
- TCL Script automating the frontend of ASIC design☆11Jun 21, 2023Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the A…☆16Sep 9, 2025Updated last year
- ☆15Oct 27, 2024Updated 2 years ago
- Verification IP for UART protocol☆26Aug 3, 2020Updated 6 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆105Oct 24, 2026Updated 2 weeks ago
- Memory Compiler Tutorial☆15Oct 7, 2020Updated 6 years ago
- Documentation for IHP 130nm BiCMOS Open Source PDK☆10Oct 14, 2026Updated 3 weeks ago
- Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with…☆20Jul 21, 2025Updated last year
- ☆13Oct 13, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog language-oriented exercises☆34Jun 30, 2026Updated 4 months ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆28Mar 20, 2025Updated last year
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- Verilog Project☆24Aug 30, 2021Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆87Oct 28, 2023Updated 3 years ago
- Understanding Physical Verification using open source tools such as Magic and Netgen☆12Oct 18, 2022Updated 4 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆52Dec 6, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆18Oct 16, 2021Updated 5 years ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆19Jun 18, 2025Updated last year
- RTLMeter benchmark suite☆34Updated this week
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆16Jan 2, 2021Updated 5 years ago
- An organized and comprehensive library of resources for the RISC-V community and anyone interested in getting involved with the RISC-V ec…☆27Dec 13, 2023Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆16Jul 14, 2019Updated 7 years ago
- ☆23May 21, 2023Updated 3 years ago
- ☆42Feb 28, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆77Jun 7, 2026Updated 5 months ago
- ☆14Jun 16, 2025Updated last year
- ☆16May 11, 2022Updated 4 years ago
- ☆17Sep 19, 2022Updated 4 years ago
- A Python tool that compiles neural network weights directly into synthesizable Verilog for the ASIC toolchain.☆15Sep 3, 2026Updated 2 months ago
- Implementation of CORDIC Algorithms Using Verilog☆27Apr 26, 2021Updated 5 years ago
Are these results useful?