yucanliu / VLSI_SNNLinks
A Spiking Neuron Network Project in Verilog Implementation
☆24Updated 7 years ago
Alternatives and similar repositories for VLSI_SNN
Users that are interested in VLSI_SNN are comparing it to the libraries listed below
Sorting:
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆59Updated 5 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆18Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- ☆34Updated 6 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆16Updated 2 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆189Updated 6 years ago
- ☆19Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated last year
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- SNN on FPGA☆10Updated 3 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆10Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆56Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- ☆17Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year