A Spiking Neuron Network Project in Verilog Implementation
☆26Apr 5, 2018Updated 7 years ago
Alternatives and similar repositories for VLSI_SNN
Users that are interested in VLSI_SNN are comparing it to the libraries listed below
Sorting:
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆15Sep 9, 2023Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 5 years ago
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆113Feb 10, 2026Updated 3 weeks ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆66Feb 18, 2024Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Feb 10, 2026Updated 3 weeks ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- ☆30Jun 8, 2022Updated 3 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 6 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆20Nov 26, 2018Updated 7 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆37Sep 25, 2019Updated 6 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Jun 29, 2020Updated 5 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23May 9, 2024Updated last year
- An automated HDC platform☆11Updated this week
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆27May 12, 2020Updated 5 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆25Dec 10, 2019Updated 6 years ago
- Spiking Neural Network RTL Implementation☆65Jun 8, 2021Updated 4 years ago
- Fully opensource spiking neural network accelerator☆168Feb 13, 2023Updated 3 years ago
- This project contains code for the paper titled "SpikingBERT: Distilling BERT to Train Spiking Language Models Using Implicit Differentia…☆28Feb 21, 2024Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Mar 30, 2023Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Jun 30, 2020Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- A repository FPGA-friendly SNN models☆35Mar 24, 2021Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- fpga跑sobel识别算法☆44Mar 15, 2021Updated 4 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆14Dec 15, 2023Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆17Apr 26, 2023Updated 2 years ago
- FPGA Design of a Spiking Neural Network.☆46May 15, 2024Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Feb 18, 2022Updated 4 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago