m-spr / RCEHDCLinks
An automated HDC platform
☆11Updated this week
Alternatives and similar repositories for RCEHDC
Users that are interested in RCEHDC are comparing it to the libraries listed below
Sorting:
- bitfusion verilog implementation☆12Updated 3 years ago
- ☆11Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- SNN on FPGA☆11Updated 3 years ago
- ☆20Updated 4 years ago
- ☆11Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Updated this week
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- ☆17Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆42Updated 2 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated 2 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Updated last year
- This project is to design yolo AI accelerator in verilog HDL.☆31Updated last year
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 10 months ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆13Updated 2 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆17Updated 10 months ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆30Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Updated 4 years ago
- Hardware and software implementation of Sparsely-active SNNs☆20Updated last year
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18Updated 2 years ago
- Open-source of MSD framework☆16Updated 2 years ago