Harshp1802 / Fake-Currency-DetectorLinks
Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB
☆10Updated 5 years ago
Alternatives and similar repositories for Fake-Currency-Detector
Users that are interested in Fake-Currency-Detector are comparing it to the libraries listed below
Sorting:
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated last year
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆28Updated 2 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆217Updated 5 months ago
- LMS-Adaptive Filter implement using verilog and Matlab☆47Updated 9 years ago
- FIR implemention with Verilog☆49Updated 6 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Updated 6 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 5 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆25Updated 7 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Updated 5 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆46Updated 5 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆27Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 10 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35Updated 5 years ago
- FIR，FFT based on Verilog☆13Updated 7 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆25Updated 4 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆69Updated 3 years ago
- ☆16Updated 3 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆19Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆21Updated 2 months ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- 利用ov5640摄像头采集图像，利用4.3寸RGB屏显示捕获到的数字，并将识别到的数字显示在数码管上。☆15Updated 5 years ago
- ☆20Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- ☆41Updated last year
- Router 1 x 3 verilog implementation☆14Updated 4 years ago
- System on Chip verified with UVM/OSVVM/FV☆32Updated 4 months ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- Motion Estimation implementation by using Verilog HDL☆12Updated last year
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆15Updated last year