Harshp1802 / Fake-Currency-Detector
Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB
☆9Updated 4 years ago
Alternatives and similar repositories for Fake-Currency-Detector:
Users that are interested in Fake-Currency-Detector are comparing it to the libraries listed below
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆22Updated 2 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated 10 months ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆41Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 5 years ago
- camera OV2640 on FPGA Nexys4☆8Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆11Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆59Updated 3 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆14Updated 4 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆23Updated 6 years ago
- 利用ov5640摄像头采集图像，利用4.3寸RGB屏显示捕获到的数字，并将识别到的数字显示在数码管上。☆12Updated 4 years ago
- FIR Filter in Verilog☆12Updated 5 years ago
- ☆14Updated 2 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆42Updated 8 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆13Updated 2 years ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- ☆16Updated last year
- Design for 4 x 4 Matrix Multiplication using Verilog☆32Updated 9 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆26Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆68Updated last year
- A 2D convolution hardware implementation written in Verilog☆44Updated 4 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆17Updated 11 months ago
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆24Updated 3 years ago