thesrsakabuvttchi / VLIW
This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
☆15Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for VLIW
- All the projects and assignments done as part of VLSI course.☆17Updated 4 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- Graph your gate-level verilog code as a directed graph!☆17Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆48Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆11Updated 2 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆27Updated 3 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- HLS for Networks-on-Chip☆31Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- Reconfigurable Binary Engine☆15Updated 3 years ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- ☆22Updated 5 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆34Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- ☆10Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆13Updated 7 years ago
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- ☆26Updated 5 years ago
- Archives of SystemC from The Ground Up Book Exercises☆28Updated 2 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Simple single-port AXI memory interface☆36Updated 5 months ago