thesrsakabuvttchi / VLIWLinks
This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
☆17Updated 4 years ago
Alternatives and similar repositories for VLIW
Users that are interested in VLIW are comparing it to the libraries listed below
Sorting:
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 3 years ago
- Network on Chip for MPSoC☆26Updated last month
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆11Updated last year
- ☆16Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- A repository for SystemC Learning examples☆70Updated 2 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆16Updated 8 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 6 months ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆29Updated 4 years ago
- ☆51Updated 6 years ago
- ☆27Updated 5 years ago
- Template for project1 TPU☆19Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- Algorithmic C Machine Learning Library☆25Updated 7 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- The official NaplesPU hardware code repository☆17Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 4 years ago
- ☆14Updated 6 years ago
- ☆61Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- ☆14Updated 2 years ago