thesrsakabuvttchi / VLIW

This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
15Updated 3 years ago

Related projects

Alternatives and complementary repositories for VLIW