thesrsakabuvttchi / VLIWView external linksLinks
This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
☆18May 14, 2021Updated 4 years ago
Alternatives and similar repositories for VLIW
Users that are interested in VLIW are comparing it to the libraries listed below
Sorting:
- Resources☆13Sep 25, 2021Updated 4 years ago
- https://cc-analyzer.netlify.app/☆12Feb 3, 2022Updated 4 years ago
- Graph your gate-level verilog code as a directed graph!☆18Nov 3, 2020Updated 5 years ago
- A python sccript to spam a chat on whatsapp!☆22Oct 28, 2020Updated 5 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆16May 30, 2023Updated 2 years ago
- Implementation of B and B+ Trees in python☆31Jan 18, 2024Updated 2 years ago
- Revamping Google Search using Next.js☆34Mar 6, 2023Updated 2 years ago
- Age Estimation by Using a CNN (Convolutional Neural Network) Based Regression Model☆17Mar 24, 2023Updated 2 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- The complete portfolio website hosted using github pages (gh-pages). Visit the website here : https://nischaypandey.github.io/Portfolio/☆17Jun 5, 2020Updated 5 years ago
- A spider to crawl webpages☆16Feb 16, 2020Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- Data preprocessing is a data mining technique that involves transforming raw data into an understandable format.☆17Apr 16, 2018Updated 7 years ago
- A server client chat application with GUI in python using Sockets and RSA cryptography algorithm for secure data transmission☆22Jun 29, 2023Updated 2 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Nov 14, 2022Updated 3 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- A collection of course repositories of IIITDM Kancheepuram students☆26Jan 18, 2021Updated 5 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 2 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- P4_16 reference compiler☆20Dec 30, 2025Updated last month
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆43Oct 31, 2025Updated 3 months ago
- A python bot to follow GitHub users☆29Apr 15, 2020Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 10 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- ☆36Apr 20, 2021Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago