thesrsakabuvttchi / VLIW
This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
☆16Updated 3 years ago
Alternatives and similar repositories for VLIW:
Users that are interested in VLIW are comparing it to the libraries listed below
- Graph your gate-level verilog code as a directed graph!☆16Updated 4 years ago
- All the projects and assignments done as part of VLSI course.☆18Updated 4 years ago
- EE577b-Course-Project☆16Updated 4 years ago
- 本 工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- A repository for SystemC Learning examples☆67Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆13Updated 2 years ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- ☆23Updated 8 months ago
- ☆31Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- ☆35Updated last month
- ☆19Updated 10 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- course design☆22Updated 7 years ago
- ☆26Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆17Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 3 months ago
- ☆45Updated 6 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- ☆15Updated 10 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆13Updated 8 months ago