thesrsakabuvttchi / VLIW
This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
☆14Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for VLIW
- Graph your gate-level verilog code as a directed graph!☆17Updated 4 years ago
- All the projects and assignments done as part of VLSI course.☆17Updated 4 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆27Updated 3 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆13Updated 4 years ago
- SoC Based on ARM Cortex-M3☆25Updated 5 months ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆14Updated 7 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆13Updated last week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆9Updated 10 years ago
- RISC V core implementation using Verilog.☆25Updated 3 years ago
- ☆37Updated 5 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 5 months ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆32Updated 2 weeks ago
- Tutorials on HLS Design☆49Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- Network on Chip for MPSoC☆25Updated last week
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- ☆25Updated 4 years ago
- ☆46Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆19Updated 6 years ago