thesrsakabuvttchi / VLIWLinks
This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
☆17Updated 4 years ago
Alternatives and similar repositories for VLIW
Users that are interested in VLIW are comparing it to the libraries listed below
Sorting:
- Graph your gate-level verilog code as a directed graph!☆18Updated 4 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- ☆27Updated 5 years ago
- ☆14Updated 2 years ago
- course design☆22Updated 7 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- All the projects and assignments done as part of VLSI course.☆19Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆29Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- ☆14Updated 5 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Network on Chip for MPSoC☆26Updated last month
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 7 years ago
- ☆14Updated 2 years ago
- ☆26Updated last year