AakashKT / CuckooHashingHLSLinks
HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/
☆14Updated 7 years ago
Alternatives and similar repositories for CuckooHashingHLS
Users that are interested in CuckooHashingHLS are comparing it to the libraries listed below
Sorting:
- Networking Template Library for Vivado HLS☆29Updated 5 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- Network packet parser generator☆53Updated 5 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Updated 2 years ago
- ☆48Updated 6 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- Virtio implementation in SystemVerilog☆48Updated 7 years ago
- ☆34Updated 9 years ago
- Framework for FPGA-accelerated Middlebox Development☆48Updated 2 years ago
- P4-14/16 Bluespec Compiler☆89Updated 7 years ago
- ☆10Updated 2 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆22Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆31Updated last year
- pcie-bench code for NetFPGA/VCU709 cards☆42Updated 7 years ago
- ☆21Updated 7 years ago
- Verilog PCI express components☆24Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 3 months ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- corundum work on vu13p☆22Updated 2 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Updated 7 years ago
- ☆34Updated 3 years ago
- Open-Channel Open-Way Flash Controller☆19Updated 4 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago