HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/
☆14Dec 4, 2018Updated 7 years ago
Alternatives and similar repositories for CuckooHashingHLS
Users that are interested in CuckooHashingHLS are comparing it to the libraries listed below
Sorting:
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Apr 3, 2016Updated 9 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- ☆20Jan 31, 2026Updated last month
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Xilinx AR65444 - Xilinx PCIe DMA Driver for linux☆21May 10, 2019Updated 6 years ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- This repo contains the Limago code☆92May 8, 2025Updated 9 months ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 3 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- Distributed Accelerator OS☆64Apr 6, 2022Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- zMonkey is an open-source 200G network impairment emulator tool☆23Mar 8, 2022Updated 3 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 6 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Morpheus: Domain Specific Run Time Optimization for Software Data Planes -- Presented at ASPLOS22☆35Apr 11, 2024Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆136Sep 11, 2021Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- ☆36Apr 20, 2021Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- LibreCores Web Site☆36Jan 7, 2023Updated 3 years ago
- ☆11Sep 8, 2022Updated 3 years ago
- ☆11Feb 9, 2026Updated 3 weeks ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago