AakashKT / CuckooHashingHLS
HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/
☆14Updated 6 years ago
Alternatives and similar repositories for CuckooHashingHLS:
Users that are interested in CuckooHashingHLS are comparing it to the libraries listed below
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- An FPGA-based NetTLP adapter☆24Updated 5 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- A platform for emulating Virtio devices with FPGAs☆25Updated 3 years ago
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- Network packet parser generator☆51Updated 4 years ago
- SmartNIC☆14Updated 6 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆33Updated last year
- P4 compatible HLS modules☆11Updated 6 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆46Updated 4 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆48Updated 3 years ago
- ☆20Updated 6 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- ☆21Updated this week
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- A library for PCIe Transaction Layer☆54Updated 2 years ago
- ☆30Updated 9 years ago
- ☆46Updated 5 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Verilog PCI express components☆22Updated last year
- P4-14/16 Bluespec Compiler☆84Updated 7 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated last month
- corundum work on vu13p☆18Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆21Updated 2 years ago
- ☆61Updated last month
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 3 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆26Updated 8 months ago