HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/
☆14Dec 4, 2018Updated 7 years ago
Alternatives and similar repositories for CuckooHashingHLS
Users that are interested in CuckooHashingHLS are comparing it to the libraries listed below
Sorting:
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Apr 3, 2016Updated 9 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- ☆20Jan 31, 2026Updated last month
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 3 years ago
- Xilinx AR65444 - Xilinx PCIe DMA Driver for linux☆21May 10, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- zMonkey is an open-source 200G network impairment emulator tool☆23Mar 8, 2022Updated 4 years ago
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆11Jun 11, 2024Updated last year
- This repo contains the Limago code☆92May 8, 2025Updated 10 months ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- Morpheus: Domain Specific Run Time Optimization for Software Data Planes -- Presented at ASPLOS22☆35Apr 11, 2024Updated last year
- ☆13Feb 8, 2021Updated 5 years ago
- A flychecker for checking ledger files☆31Nov 7, 2024Updated last year
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- Explore possible usage of dapp☆16Jun 27, 2018Updated 7 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- LibreCores Web Site☆36Jan 7, 2023Updated 3 years ago
- An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK☆12May 27, 2020Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago
- A very minimal game with a player, enemies, and a goal (that's it!)☆20Sep 20, 2019Updated 6 years ago
- Distributed Accelerator OS☆65Apr 6, 2022Updated 3 years ago
- Extracting the dense depth map from plenoptic camera (Lytro)☆19Mar 19, 2018Updated 8 years ago
- ☆11Mar 30, 2022Updated 3 years ago
- erfvicap is a packet capture tool for network adapters from Solarflare☆70Mar 6, 2023Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆136Sep 11, 2021Updated 4 years ago
- Solarflare OpenOnload☆14May 1, 2015Updated 10 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- Introduction to Open Source Networking Technologies EDX MOOC☆16Jun 12, 2020Updated 5 years ago
- ☆20Nov 13, 2018Updated 7 years ago
- 👻 Simple Undertale-like game on Basys3 FPGA written in Verilog☆16Jul 3, 2020Updated 5 years ago
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 3 years ago
- perform a static stateless 2-way NAT with iptables☆14Dec 27, 2014Updated 11 years ago