jhrabovsky / cnn-fpga-rtlLinks
The CNN architecture elements implemented with RTL approach in VHDL.
☆15Updated 6 years ago
Alternatives and similar repositories for cnn-fpga-rtl
Users that are interested in cnn-fpga-rtl are comparing it to the libraries listed below
Sorting:
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆46Updated last year
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆60Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Vitis HLS Library for FINN☆206Updated last month
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆80Updated last year
- Residual Binarized Neural Network☆43Updated 7 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 7 years ago
- DPU on PYNQ☆226Updated 3 weeks ago