jhrabovsky / cnn-fpga-rtlLinks
The CNN architecture elements implemented with RTL approach in VHDL.
☆15Updated 6 years ago
Alternatives and similar repositories for cnn-fpga-rtl
Users that are interested in cnn-fpga-rtl are comparing it to the libraries listed below
Sorting:
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- ☆26Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- FPGA/AES/LeNet/VGG16☆105Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆15Updated 4 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆19Updated 2 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- ☆10Updated 7 months ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆35Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆30Updated 8 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago