Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, talks, and tools.
☆39Aug 31, 2026Updated last week
Alternatives and similar repositories for RVfpga-sim-addons
Users that are interested in RVfpga-sim-addons are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆20Feb 9, 2025Updated last year
- Processor support packages☆23Feb 2, 2021Updated 5 years ago
- Generic floating-point types in Python☆20Apr 18, 2026Updated 4 months ago
- ☆16Updated this week
- ☆21Nov 23, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.☆18Apr 26, 2026Updated 4 months ago
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆186Feb 2, 2026Updated 7 months ago
- ☆20Dec 11, 2022Updated 3 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 8 months ago
- Personal site☆17Jun 23, 2026Updated 2 months ago
- Hardened RISC-V core☆17May 4, 2026Updated 4 months ago
- This repository contains openlane configuration and source files for tutorials that I created☆16Mar 5, 2024Updated 2 years ago
- Read chapters directly from this repo - do not use GitHub Pages link.☆140Jul 25, 2026Updated last month
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated last month
- Musical instrument synthesis on STM32 with additional USB-MIDI host driver for use with digital pianos.☆17Dec 18, 2019Updated 6 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated last month
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- CoreSmith is a Prompt to GDS Agentic Flow☆37Aug 27, 2026Updated last week
- LLM Agent for Hardware Description Language☆23Jun 7, 2025Updated last year
- A social movie rating platform where users can follow each other, rate films, and share their thoughts through comments.☆13Dec 15, 2022Updated 3 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Apr 20, 2024Updated 2 years ago
- 2D Systolic Array Multiplier☆34Aug 22, 2026Updated 2 weeks ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆42Aug 25, 2026Updated last week
- A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K☆37Jan 31, 2026Updated 7 months ago
- ☆39Updated this week
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆32May 30, 2024Updated 2 years ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆43Jul 10, 2026Updated last month