Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, talks, and tools.
☆41Oct 5, 2026Updated last week
Alternatives and similar repositories for RVfpga-sim-addons
Users that are interested in RVfpga-sim-addons are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆21Feb 9, 2025Updated last year
- Processor support packages☆23Feb 2, 2021Updated 5 years ago
- Generic floating-point types in Python☆20Sep 19, 2026Updated 3 weeks ago
- Arduino Nano 33 BLE Sense for beginners☆13Mar 4, 2023Updated 3 years ago
- ☆25Apr 24, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Sep 4, 2026Updated last month
- ☆22Nov 23, 2022Updated 3 years ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆150Oct 1, 2026Updated 2 weeks ago
- RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.☆20Oct 6, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- ☆20Dec 11, 2022Updated 3 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- ☆50Nov 9, 2021Updated 4 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 9 months ago
- Personal site☆17Jun 23, 2026Updated 3 months ago
- materials available to the public☆43Sep 24, 2026Updated 3 weeks ago
- An implementation is provided here for the NeurIPS2024 paper "MemoryFormer : Minimize Transformer Computation by Removing Fully-Connected…☆16Mar 24, 2026Updated 6 months ago
- This repository contains openlane configuration and source files for tutorials that I created☆16Mar 5, 2024Updated 2 years ago
- Read chapters directly from this repo - do not use GitHub Pages link.☆149Jul 25, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 3 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- Musical instrument synthesis on STM32 with additional USB-MIDI host driver for use with digital pianos.☆17Dec 18, 2019Updated 6 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 3 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- A social movie rating platform where users can follow each other, rate films, and share their thoughts through comments.☆13Dec 15, 2022Updated 3 years ago
- CoreSmith is a Prompt to GDS Agentic Flow☆48Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- RISC-V Ibex core with Wishbone B4 interface☆22May 30, 2026Updated 4 months ago
- 2D Systolic Array Multiplier☆35Aug 22, 2026Updated last month
- Update papers about the Accelerators for Spiking Neural Networks.☆21Mar 20, 2024Updated 2 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated last month
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Apr 20, 2024Updated 2 years ago