artecs-group / RVfpga-sim-addonsLinks
Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, talks, and tools.
☆26Updated 3 weeks ago
Alternatives and similar repositories for RVfpga-sim-addons
Users that are interested in RVfpga-sim-addons are comparing it to the libraries listed below
Sorting:
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Updated 6 months ago
- Open Source PHY v2☆33Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆100Updated 7 months ago
- ☆40Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆68Updated 9 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- Complete tutorial code.☆22Updated last year
- Algorithmic C Machine Learning Library☆26Updated 3 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆63Updated 4 years ago
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- Open source ISS and logic RISC-V 32 bit project☆60Updated last week
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- RISC-V Nox core☆71Updated 6 months ago
- APB UVC ported to Verilator☆11Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- Test dashboard for verification features in Verilator☆28Updated last week
- ☆60Updated 4 years ago
- Tutorials on HLS Design☆52Updated 6 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- SpinalHDL Hardware Math Library☆94Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Updated 3 weeks ago
- TCL scripts for FPGA (Xilinx)☆35Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago