Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, talks, and tools.
☆30Apr 16, 2026Updated this week
Alternatives and similar repositories for RVfpga-sim-addons
Users that are interested in RVfpga-sim-addons are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Processor support packages☆20Feb 2, 2021Updated 5 years ago
- Hardened RISC-V core☆15Apr 12, 2026Updated last week
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆48Nov 9, 2021Updated 4 years ago
- ☆20Nov 23, 2022Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Website for converting floating-point numbers to their binary representation (in hexadecimal)☆16Feb 8, 2025Updated last year
- ☆22May 13, 2025Updated 11 months ago
- Tiny matrix multiplication ASIC with 4-bit math☆11Apr 19, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Generic floating-point types in Python☆16Updated this week
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆51Dec 18, 2025Updated 4 months ago
- Library of open source PDKs☆72Updated this week
- ☆11Mar 13, 2012Updated 14 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆145Updated this week
- ☆25Apr 6, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [ECCV 2024 Workshop Best Paper Award] Famba-V: Fast Vision Mamba with Cross-Layer Token Fusion☆34Sep 30, 2024Updated last year
- FocusFlow: Boosting Key-Points Optical Flow Estimation for Autonomous Driving☆10Jan 22, 2024Updated 2 years ago
- Wokwi-example how the display is initialised for different boards☆12Mar 13, 2023Updated 3 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆65Aug 25, 2025Updated 7 months ago
- ☆15Mar 9, 2026Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆88Nov 26, 2025Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Concurrent Pandas is a Python Library that allows you to use Pandas to concurrently download bulk data using threads or processes.☆14Sep 16, 2020Updated 5 years ago
- ☆11Jun 4, 2024Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Feb 26, 2025Updated last year
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Jan 14, 2026Updated 3 months ago