Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, talks, and tools.
☆41Oct 5, 2026Updated last month
Alternatives and similar repositories for RVfpga-sim-addons
Users that are interested in RVfpga-sim-addons are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆22Feb 9, 2025Updated last year
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. This repository contains the Xposit RISC-V …☆16May 5, 2026Updated 6 months ago
- Processor support packages☆23Feb 2, 2021Updated 5 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19Sep 6, 2026Updated 2 months ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆151Updated this week
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- Examples discussed in the book: "Advanced FPGA design: Architecture, Implementation, and Optimization" by Steve Kilts, in System Verilog.☆15Feb 12, 2024Updated 2 years ago
- Generic floating-point types in Python☆20Oct 18, 2026Updated 2 weeks ago
- Open-Source Posit RISC-V Core with Quire Capability☆74May 4, 2026Updated 6 months ago
- ☆17Sep 4, 2026Updated 2 months ago
- RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.☆20Oct 6, 2026Updated last month
- ☆23Nov 23, 2022Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆20Dec 11, 2022Updated 3 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- Tiny Tapeout Explorer is an interactive web-based visualization tool for exploring integrated circuit designs from the Tiny Tapeout commu…☆25Jul 30, 2026Updated 3 months ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 10 months ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- ☆12Sep 10, 2025Updated last year
- Efabless mpw7 submission☆16May 6, 2024Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 7 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆139Dec 17, 2023Updated 2 years ago
- ☆50Nov 9, 2021Updated 4 years ago
- Running Linux on IOb-SoC-OpenCryptoHW☆16Aug 15, 2024Updated 2 years ago
- Fast, feature-rich, RISC-V RVA22/RVA23 SoC emulator; runs Ubuntu etc. and more☆15Oct 20, 2026Updated 2 weeks ago
- An implementation is provided here for the NeurIPS2024 paper "MemoryFormer : Minimize Transformer Computation by Removing Fully-Connected…☆16Mar 24, 2026Updated 7 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆53Dec 18, 2025Updated 10 months ago
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆18Nov 11, 2022Updated 3 years ago
- ☆11Oct 28, 2021Updated 5 years ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- materials available to the public☆45Sep 24, 2026Updated last month
- ☆11Jul 12, 2023Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆25Nov 5, 2025Updated last year
- 🎓 Instructional RISC-V processor design framework: single-cycle to 5-stage pipeline with FPGA verification and complete learning guideli …☆112Feb 2, 2026Updated 9 months ago
- Musical instrument synthesis on STM32 with additional USB-MIDI host driver for use with digital pianos.☆16Dec 18, 2019Updated 6 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆659Updated this week