Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, talks, and tools.
☆38Aug 7, 2026Updated last week
Alternatives and similar repositories for RVfpga-sim-addons
Users that are interested in RVfpga-sim-addons are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆18Feb 9, 2025Updated last year
- Processor support packages☆22Feb 2, 2021Updated 5 years ago
- Arduino Nano 33 BLE Sense for beginners☆13Mar 4, 2023Updated 3 years ago
- ☆23Apr 24, 2026Updated 3 months ago
- ☆16Jun 23, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆21Nov 23, 2022Updated 3 years ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆116Aug 6, 2026Updated last week
- RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.☆18Apr 26, 2026Updated 3 months ago
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- ☆20Dec 11, 2022Updated 3 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆50Nov 9, 2021Updated 4 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 7 months ago
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆18Nov 11, 2022Updated 3 years ago
- Personal site☆16Jun 23, 2026Updated last month
- An implementation is provided here for the NeurIPS2024 paper "MemoryFormer : Minimize Transformer Computation by Removing Fully-Connected…☆16Mar 24, 2026Updated 4 months ago
- This repository contains openlane configuration and source files for tutorials that I created☆16Mar 5, 2024Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated last month
- Musical instrument synthesis on STM32 with additional USB-MIDI host driver for use with digital pianos.☆17Dec 18, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Jul 12, 2023Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated last month
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- CoreSmith is a Prompt to GDS Agentic Flow☆35Aug 7, 2026Updated last week
- LLM Agent for Hardware Description Language☆23Jun 7, 2025Updated last year
- A social movie rating platform where users can follow each other, rate films, and share their thoughts through comments.☆13Dec 15, 2022Updated 3 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Apr 20, 2024Updated 2 years ago
- 2D Systolic Array Multiplier☆35Jul 18, 2026Updated last month
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Update papers about the Accelerators for Spiking Neural Networks.☆20Mar 20, 2024Updated 2 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆42Updated this week
- A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K☆37Jan 31, 2026Updated 6 months ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆32May 30, 2024Updated 2 years ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆41Jul 10, 2026Updated last month