artecs-group / RVfpga-sim-addonsView external linksLinks
Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, talks, and tools.
☆26Updated this week
Alternatives and similar repositories for RVfpga-sim-addons
Users that are interested in RVfpga-sim-addons are comparing it to the libraries listed below
Sorting:
- Processor support packages☆19Feb 2, 2021Updated 5 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- ☆49May 19, 2025Updated 8 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- [ECCV 2024 Workshop Best Paper Award] Famba-V: Fast Vision Mamba with Cross-Layer Token Fusion☆34Sep 30, 2024Updated last year
- [CVPR 2025 Highlight] FIMA-Q: Post-Training Quantization for Vision Transformers by Fisher Information Matrix Approximation☆25Jun 16, 2025Updated 8 months ago
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated 8 months ago
- An Alexa Skill Sample for building a skill that can take a user through a decision tree, like "What should I eat for breakfast?"☆12Jan 23, 2018Updated 8 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- ☆18Jan 19, 2026Updated 3 weeks ago
- A giant Bash script that builds Linux From Scratch☆12Nov 4, 2024Updated last year
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- Arduino library and hardware files for the SX1509 IO Expander Breakout board.☆20Jan 27, 2022Updated 4 years ago
- Concurrent Pandas is a Python Library that allows you to use Pandas to concurrently download bulk data using threads or processes.☆14Sep 16, 2020Updated 5 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆11Apr 19, 2024Updated last year
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 2 years ago
- ECG signal processing including filtering of random noise and system noise, correction of baseline, and QRS wave detection.☆13Jul 21, 2018Updated 7 years ago
- Chameleon: A MatMul-Free TCN Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data☆25Jun 6, 2025Updated 8 months ago
- Project example files for the book FreeCAD for Inventors☆11Sep 11, 2018Updated 7 years ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 5 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 8 months ago
- ☆10Sep 5, 2023Updated 2 years ago
- 北航校园网网关自动登录☆10Nov 8, 2021Updated 4 years ago
- ☆19Nov 20, 2025Updated 2 months ago
- ☆14Mar 26, 2025Updated 10 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Feb 26, 2025Updated 11 months ago
- ☆16Dec 25, 2024Updated last year
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 8 months ago
- The official code for [ECCV2020] "HALO: Hardware-aware Learning to Optimize"☆10Mar 22, 2023Updated 2 years ago
- let's create a custom classifier and run analysis with node.red on images.☆12May 22, 2019Updated 6 years ago
- Tinker is a parallel-by-default File/Directory Management System with additional interface to NLP and ML libraries☆10Jul 21, 2017Updated 8 years ago
- SDN for Intra-Vehicular Networks☆10May 25, 2021Updated 4 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- ☆13Jan 23, 2019Updated 7 years ago
- Home of the open-source EDA course.☆53Jun 12, 2025Updated 8 months ago