Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, talks, and tools.
☆40Aug 31, 2026Updated 3 weeks ago
Alternatives and similar repositories for RVfpga-sim-addons
Users that are interested in RVfpga-sim-addons are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆21Feb 9, 2025Updated last year
- Processor support packages☆23Feb 2, 2021Updated 5 years ago
- Generic floating-point types in Python☆20Sep 19, 2026Updated last week
- Arduino Nano 33 BLE Sense for beginners☆13Mar 4, 2023Updated 3 years ago
- ☆23Apr 24, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Sep 4, 2026Updated 3 weeks ago
- ☆22Nov 23, 2022Updated 3 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆188Feb 2, 2026Updated 7 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 9 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- ☆49Nov 9, 2021Updated 4 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆18Nov 11, 2022Updated 3 years ago
- Personal site☆17Jun 23, 2026Updated 3 months ago
- materials available to the public☆43Updated this week
- An implementation is provided here for the NeurIPS2024 paper "MemoryFormer : Minimize Transformer Computation by Removing Fully-Connected…☆16Mar 24, 2026Updated 6 months ago
- This repository contains openlane configuration and source files for tutorials that I created☆16Mar 5, 2024Updated 2 years ago
- Read chapters directly from this repo - do not use GitHub Pages link.☆147Jul 25, 2026Updated 2 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 2 months ago
- ☆11Jul 12, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 2 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- CoreSmith is a Prompt to GDS Agentic Flow☆45Updated this week
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- A social movie rating platform where users can follow each other, rate films, and share their thoughts through comments.☆13Dec 15, 2022Updated 3 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Apr 20, 2024Updated 2 years ago
- Update papers about the Accelerators for Spiking Neural Networks.☆20Mar 20, 2024Updated 2 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆44Aug 25, 2026Updated last month
- This will contain different resources of MASM, NASM, TASM, Visual Studio, Irvine 32, and emu 8086 assembly programming.☆20Nov 3, 2021Updated 4 years ago
- ☆39Updated this week
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- ☆23Oct 26, 2022Updated 3 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆32May 30, 2024Updated 2 years ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆44Jul 10, 2026Updated 2 months ago