RISCV model for Verilator/FPGA targets
☆55Oct 17, 2019Updated 6 years ago
Alternatives and similar repositories for riscv_verilator_model
Users that are interested in riscv_verilator_model are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- ☆14Nov 8, 2023Updated 2 years ago
- ☆16Sep 26, 2022Updated 3 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 9 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22May 20, 2026Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆28May 20, 2019Updated 7 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 3 months ago
- RISC-V Virtual Prototype☆47Oct 1, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated 2 weeks ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- ☆41Jan 23, 2024Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- ☆15Jun 1, 2019Updated 7 years ago
- A magnet u-joint arms and effector for the Rostock delta 3d printer.☆20May 31, 2013Updated 13 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆32May 22, 2026Updated last week
- Scripts to automate building linux images for my emulator riscv_em☆16Oct 24, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 4 months ago
- ☆13Aug 22, 2022Updated 3 years ago
- ☆23Mar 8, 2024Updated 2 years ago
- Basic ISA prototype Card☆16Apr 13, 2019Updated 7 years ago
- A collection for GNU radio blocks to implemenet guitar effects☆11Sep 12, 2018Updated 7 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Wrapper for Rocket-Chip on FPGAs☆138Oct 5, 2022Updated 3 years ago
- SystemC to Verilog Synthesizable Subset Translator☆13May 12, 2023Updated 3 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆208Apr 23, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- ECE 4551: Computer Architecture☆11Nov 25, 2019Updated 6 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- XNOR-Net, CUDNN5 supported version of XNOR-Net-caffe: https://github.com/loswensiana/BWN-XNOR-caffe☆32Apr 1, 2018Updated 8 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 11 years ago