aignacio / riscv_verilator_modelLinks
RISCV model for Verilator/FPGA targets
☆53Updated 5 years ago
Alternatives and similar repositories for riscv_verilator_model
Users that are interested in riscv_verilator_model are comparing it to the libraries listed below
Sorting:
- Platform Level Interrupt Controller☆41Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 5 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- ☆26Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- ☆59Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- RISC-V Verification Interface☆94Updated 3 weeks ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- ☆39Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆49Updated 8 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- A demo system for Ibex including debug support and some peripherals☆71Updated 2 weeks ago
- General Purpose AXI Direct Memory Access☆51Updated last year