aignacio / riscv_verilator_modelLinks
RISCV model for Verilator/FPGA targets
☆53Updated 6 years ago
Alternatives and similar repositories for riscv_verilator_model
Users that are interested in riscv_verilator_model are comparing it to the libraries listed below
Sorting:
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- RISC-V Nox core☆68Updated 3 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Multi-Technology RAM with AHB3Lite interface☆24Updated last year
- Platform Level Interrupt Controller☆43Updated last year
- A simple DDR3 memory controller☆60Updated 2 years ago
- ☆40Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 4 months ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago