Alternatives and similar repositories for minetest_pnr

Users that are interested in minetest_pnr are comparing it to the libraries listed below

• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated last year
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆36Updated 4 years ago
• stefanpie / sa-placer
  ☆16Updated last year
• shacron / sled
  Sled System Emulator
  ☆28Updated 3 weeks ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 6 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆19Updated 2 years ago
• YosysHQ / prjtrellis-db
  Project Trellis database
  ☆13Updated 2 months ago
• gatecat / subprime
  ☆16Updated 4 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated 10 months ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆41Updated 3 years ago
• oxidecomputer / quartz
  Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.
  ☆15Updated this week
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated this week
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆33Updated last week
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated 2 years ago
• BigEd / XSOC-xr16
  System-on-a-Chip for FPGA, with xr16 RISC core and LCC port
  ☆12Updated 8 years ago
• hamsternz / lfsr_scramblers
  Experiments with self-synchronizing LFSR scramblers
  ☆15Updated 5 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 5 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆13Updated 8 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆48Updated last year
• azonenberg / antikernel
  The Antikernel operating system project
  ☆119Updated 5 years ago
• stephenrkell / donald
  The Mickey Mouse of dynamic linkers
  ☆16Updated last week
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 9 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆74Updated this week
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆59Updated 3 weeks ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year