Place & Router for Minetest
☆18Nov 5, 2022Updated 3 years ago
Alternatives and similar repositories for minetest_pnr
Users that are interested in minetest_pnr are comparing it to the libraries listed below
Sorting:
- ☆13Sep 8, 2022Updated 3 years ago
- Generate graphviz dot files from InfiniBand topology dumps.☆16Feb 11, 2024Updated 2 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- Program synthesis tools and utilities for LLVM.☆20Jul 6, 2023Updated 2 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- ☆22Jul 31, 2019Updated 6 years ago
- ☆20Jan 31, 2026Updated last month
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 11 months ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- VT220-compatible console on Cyclone IV EP4CE55F23I7☆43Jun 28, 2018Updated 7 years ago
- LLpatch: Userspace tool to generate Linux kernel livepatch☆39Sep 2, 2021Updated 4 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- MLIR metal dialect☆36Sep 18, 2024Updated last year
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Mini Stepper Motor with Android and Arduino☆18Aug 3, 2014Updated 11 years ago
- Remote JTAG server for remote debugging☆43Dec 31, 2025Updated 2 months ago
- ☆10Feb 8, 2016Updated 10 years ago
- A GitHub repository used to collaborate on recipes☆10Sep 1, 2015Updated 10 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- GitHub Key Verification Helper☆14Jul 23, 2014Updated 11 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- ☆82Feb 7, 2025Updated last year
- Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)☆38Oct 29, 2015Updated 10 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 11 months ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- OpenID Connect and OAuth 2.0 Framework for ASP .NET☆11Dec 14, 2025Updated 2 months ago
- The scripts used to build RubyGems on GitHub☆28Feb 15, 2015Updated 11 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆11May 31, 2023Updated 2 years ago
- ☆13Jan 16, 2017Updated 9 years ago
- ☆11Aug 23, 2023Updated 2 years ago
- Generate C++ API client libraries from Protocol Buffers.☆14Jan 17, 2020Updated 6 years ago