Alternatives and similar repositories for minetest_pnr:

Users that are interested in minetest_pnr are comparing it to the libraries listed below

• stefanpie / sa-placer
  ☆14Updated 11 months ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• stephenrkell / donald
  The Mickey Mouse of dynamic linkers
  ☆14Updated last month
• YosysHQ / prjtrellis-db
  Project Trellis database
  ☆13Updated last year
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• BigEd / XSOC-xr16
  System-on-a-Chip for FPGA, with xr16 RISC core and LCC port
  ☆11Updated 7 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆48Updated 4 years ago
• q3k / qfc
  q3k's hardware monorepo
  ☆16Updated 2 years ago
• trabucayre / quickfeather-notes
  Notes, scripts and apps to quickfeather board
  ☆10Updated 3 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 months ago
• thoughtpolice / rv32-sail
  32-bit RISC-V Emulator
  ☆23Updated 5 years ago
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated last week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆74Updated this week
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 5 years ago
• allvm / allvm-tools
  ALLVM Tools
  ☆56Updated 2 years ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆18Updated 5 years ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆39Updated 2 years ago
• YoWASP / nextpnr
  Unofficial nextpnr WebAssembly packages
  ☆15Updated this week
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 3 years ago
• burtonsamograd / anser
  A header only Boolean Propagator Network framework for the omni-directional computation of Integer mathematical functions and computation…
  ☆14Updated 6 years ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆26Updated this week
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆34Updated 3 weeks ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆69Updated this week
• tomverbeure / sidechan
  Side channel communication test within an FPGA
  ☆11Updated 4 years ago
• lorin / futex-tla
  Modeling futexes in TLA+
  ☆22Updated 3 months ago
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆34Updated last year