Alternatives and similar repositories for minetest_pnr

Users that are interested in minetest_pnr are comparing it to the libraries listed below

• shacron / sled
  Sled System Emulator
  ☆28Updated 3 months ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆35Updated 4 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 7 years ago
• stephenrkell / donald
  The Mickey Mouse of dynamic linkers
  ☆14Updated last month
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated last week
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 5 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 8 years ago
• stefanpie / sa-placer
  ☆16Updated last year
• allvm / allvm-tools
  ALLVM Tools
  ☆56Updated 3 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• foshardware / lsc
  Libre Silicon Compiler
  ☆22Updated 4 years ago
• thoughtpolice / yosys-bluespec
  Yosys plugin for synthesis of Bluespec code
  ☆15Updated 3 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆27Updated 2 weeks ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 5 years ago
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆53Updated 5 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆18Updated 2 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆41Updated 3 weeks ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆59Updated this week
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated last year
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆29Updated this week
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• BigEd / XSOC-xr16
  System-on-a-Chip for FPGA, with xr16 RISC core and LCC port
  ☆13Updated 8 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆46Updated last year
• azonenberg / antikernel
  The Antikernel operating system project
  ☆121Updated 5 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• q3k / qfc
  Migrated to Codeberg
  ☆18Updated 3 years ago
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆34Updated last week
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago