Place & Router for Minetest
☆18Nov 5, 2022Updated 3 years ago
Alternatives and similar repositories for minetest_pnr
Users that are interested in minetest_pnr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- ☆16Aug 21, 2019Updated 6 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- Another tutorial for writing a Forth interpreter in assembly☆20Oct 8, 2017Updated 8 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Jan 31, 2026Updated 5 months ago
- ☆22Jul 31, 2019Updated 6 years ago
- Persistent, offline-first state management solution for React Native. Easy to use with minimal config and boilerplate.☆12Jul 2, 2026Updated 3 weeks ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- Generate graphviz dot files from InfiniBand topology dumps.☆17Feb 11, 2024Updated 2 years ago
- A feature-complete gate-level microcoded Intel 4004 in 4004 bytes of C, capable of emulating the original Busicom calculator ROM for whic…☆29Aug 5, 2025Updated 11 months ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Implementation of a proposed method to improve constrained random simulation☆16Feb 22, 2019Updated 7 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- VT220-compatible console on Cyclone IV EP4CE55F23I7☆43Jun 28, 2018Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆17Jul 3, 2026Updated 3 weeks ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- A flexible, asynchronous library for using and serving CoAP resources in Rust.☆47Jan 16, 2022Updated 4 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Mar 9, 2017Updated 9 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆31Sep 17, 2025Updated 10 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- The source code that empowers OpenROAD Cloud☆14Jun 29, 2020Updated 6 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Zero-Config Single-Node Workload Manager☆17Jan 5, 2021Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)☆38Oct 29, 2015Updated 10 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Stream SMS from Android☆22Jul 27, 2019Updated 6 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 6 years ago