Place & Router for Minetest
☆18Nov 5, 2022Updated 3 years ago
Alternatives and similar repositories for minetest_pnr
Users that are interested in minetest_pnr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- ☆16Aug 21, 2019Updated 7 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Oct 31, 2017Updated 8 years ago
- Another tutorial for writing a Forth interpreter in assembly☆20Oct 8, 2017Updated 8 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 7 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆21Jan 31, 2026Updated 7 months ago
- ☆22Jul 31, 2019Updated 7 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- Generate graphviz dot files from InfiniBand topology dumps.☆17Feb 11, 2024Updated 2 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- VT220-compatible console on Cyclone IV EP4CE55F23I7☆43Jun 28, 2018Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- A naive verilog/systemverilog formatter☆22Apr 2, 2026Updated 5 months ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- Extension project for the Go and Don't Return CodeQL CTF☆10Feb 17, 2022Updated 4 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- ☆13Mar 9, 2017Updated 9 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆32Sep 17, 2025Updated last year
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- The source code that empowers OpenROAD Cloud☆15Jun 29, 2020Updated 6 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Zero-Config Single-Node Workload Manager☆17Jan 5, 2021Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- A GitHub repository used to collaborate on recipes☆12Sep 1, 2015Updated 11 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 4 months ago