Alternatives and similar repositories for minetest_pnr

Users that are interested in minetest_pnr are comparing it to the libraries listed below

• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 5 years ago
• YosysHQ / prjtrellis-db
  Project Trellis database
  ☆13Updated last year
• stefanpie / sa-placer
  ☆14Updated last year
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆28Updated 3 weeks ago
• stephenrkell / donald
  The Mickey Mouse of dynamic linkers
  ☆14Updated 2 months ago
• q3k / qfc
  Migrated to Codeberg
  ☆17Updated 3 years ago
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago
• lowRISC / abicop
  Work towards a "golden model" of the RISC-V calling convention(s)
  ☆10Updated 7 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆48Updated 5 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated last month
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆26Updated 2 weeks ago
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆58Updated 4 years ago
• trabucayre / quickfeather-notes
  Notes, scripts and apps to quickfeather board
  ☆10Updated 3 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆14Updated 5 years ago
• BigEd / XSOC-xr16
  System-on-a-Chip for FPGA, with xr16 RISC core and LCC port
  ☆12Updated 7 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• leviathanch / SITCON
  Slides for the talk I have very soon
  ☆12Updated 6 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• marcnewlin / rust-nrf24-receiver-experiment
  small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)
  ☆12Updated 4 years ago
• cellularmitosis / Electronics
  A central place to organize and publish all of my hobbyist electronics knowledge and projects.
  ☆30Updated 7 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆49Updated 4 months ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆38Updated 2 weeks ago
• robtaylor / amaranth-awesome
  Awesome projects using the Amaranth HDL
  ☆13Updated 3 months ago
• chipforge / PearlRiver
  1st Testwafer for LibreSilicon
  ☆15Updated 6 years ago