enjoy-digital / litex_vexriscv_smp_testLinks
VexRiscv-SMP integration test with LiteX.
☆25Updated 4 years ago
Alternatives and similar repositories for litex_vexriscv_smp_test
Users that are interested in litex_vexriscv_smp_test are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- PicoRV☆44Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated last month
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated 2 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- 妖刀夢渡☆59Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Virtual Development Board☆60Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆68Updated 2 years ago
- ☆41Updated 5 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- ☆64Updated 6 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago