enjoy-digital / litex_vexriscv_smp_testLinks
VexRiscv-SMP integration test with LiteX.
☆26Updated 4 years ago
Alternatives and similar repositories for litex_vexriscv_smp_test
Users that are interested in litex_vexriscv_smp_test are comparing it to the libraries listed below
Sorting:
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- A configurable USB 2.0 device core☆32Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Small footprint and configurable SPI core☆45Updated last week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- 妖刀夢渡☆63Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated 3 weeks ago
- Open Processor Architecture☆26Updated 9 years ago
- ☆44Updated 7 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- ☆42Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆191Updated last week
- Utilities for working with a Wishbone bus in an embedded device☆46Updated 2 months ago
- Virtual Development Board☆62Updated 3 years ago