hizbi-github / AXI4_Master_Interconnect_SlaveLinks
A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple masters arbitration. Simulation waveforms are also included.
☆39Updated 3 years ago
Alternatives and similar repositories for AXI4_Master_Interconnect_Slave
Users that are interested in AXI4_Master_Interconnect_Slave are comparing it to the libraries listed below
Sorting:
- AXI Interconnect☆52Updated 4 years ago
- ☆60Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆20Updated 2 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- round robin arbiter☆75Updated 11 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- Sample UVM code for axi ram dut☆36Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- AXI总线连接器☆103Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆34Updated 6 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- ☆47Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- ☆36Updated 10 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- UART design in SV and verification using UVM and SV☆47Updated 5 years ago