hizbi-github / AXI4_Master_Interconnect_Slave
A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple masters arbitration. Simulation waveforms are also included.
☆34Updated 2 years ago
Alternatives and similar repositories for AXI4_Master_Interconnect_Slave:
Users that are interested in AXI4_Master_Interconnect_Slave are comparing it to the libraries listed below
- AXI Interconnect☆47Updated 3 years ago
- ☆19Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆30Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- Verification IP for APB protocol☆59Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- UART design in SV and verification using UVM and SV☆40Updated 5 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆49Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆63Updated last year
- AXI总线连接器☆96Updated 4 years ago
- ☆36Updated 9 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆23Updated last year
- AXI4 BFM in Verilog☆32Updated 8 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆30Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago