hizbi-github / AXI4_Master_Interconnect_Slave
A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple masters arbitration. Simulation waveforms are also included.
☆28Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for AXI4_Master_Interconnect_Slave
- AXI Interconnect☆45Updated 3 years ago
- ☆15Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- Generic AXI to AHB bridge☆15Updated 10 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- Verification IP for APB protocol☆56Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- ☆33Updated 9 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆14Updated 8 months ago
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆35Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆41Updated 7 months ago
- ☆33Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- ☆20Updated 5 years ago
- AXI总线连接器☆90Updated 4 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago