hizbi-github / AXI4_Master_Interconnect_SlaveLinks
A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple masters arbitration. Simulation waveforms are also included.
☆39Updated 2 years ago
Alternatives and similar repositories for AXI4_Master_Interconnect_Slave
Users that are interested in AXI4_Master_Interconnect_Slave are comparing it to the libraries listed below
Sorting:
- AXI Interconnect☆51Updated 3 years ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- round robin arbiter☆74Updated 11 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆34Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆20Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆59Updated 2 years ago
- Sample UVM code for axi ram dut☆35Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆53Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- AXI总线连接器☆103Updated 5 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- ☆34Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- ☆36Updated 9 years ago
- ☆47Updated 4 years ago