ascon / ascon-hardware-scaView external linksLinks
NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks
☆20Feb 22, 2023Updated 2 years ago
Alternatives and similar repositories for ascon-hardware-sca
Users that are interested in ascon-hardware-sca are comparing it to the libraries listed below
Sorting:
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆31Aug 29, 2023Updated 2 years ago
- Hardware implementations of the authenticated encryption design ASCON☆20Aug 21, 2017Updated 8 years ago
- deprecated. new repo: https://github.com/ascon/ascon-c☆11Dec 22, 2020Updated 5 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆18Mar 27, 2025Updated 10 months ago
- Java implementation of the authenticated encryption algorithm Ascon☆17Oct 24, 2023Updated 2 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆20May 13, 2025Updated 9 months ago
- ☆20Nov 18, 2022Updated 3 years ago
- A collection of Ascon implementations & documents (as submodules)☆54Dec 3, 2025Updated 2 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- ☆13Jan 22, 2026Updated 3 weeks ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Tool to automatically search for linear characteristics☆39Jan 27, 2016Updated 10 years ago
- ☆10Oct 18, 2024Updated last year
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆11Mar 20, 2023Updated 2 years ago
- Suite of symmetric cryptography primitives built on top of the ASCON permutation☆46Nov 18, 2024Updated last year
- Nanolat Database supporting 1M transactions per second.☆23Apr 26, 2014Updated 11 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- C#版本的word,excel操作程序☆11Dec 4, 2015Updated 10 years ago
- petiger的版本发布☆10Dec 3, 2020Updated 5 years ago