ascon / ascon-hardware-scaLinks
NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks
☆18Updated 2 years ago
Alternatives and similar repositories for ascon-hardware-sca
Users that are interested in ascon-hardware-sca are comparing it to the libraries listed below
Sorting:
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 2 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆33Updated this week
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- Hardware Design of Ascon☆23Updated last month
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆27Updated last week
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆32Updated last year
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- opensource crypto IP core☆27Updated 4 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆50Updated 7 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆55Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆18Updated last week
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- David Canright's tiny AES S-boxes☆28Updated 11 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 8 months ago
- ☆24Updated 3 years ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- Side-channel analysis setup for OpenTitan☆35Updated last month
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- ☆26Updated last year
- ☆24Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆60Updated 2 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- HW Design Collateral for Caliptra RoT IP☆109Updated last week
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆382Updated 4 months ago