Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively
☆46Oct 23, 2026Updated last week
Alternatives and similar repositories for synth-explorer
Users that are interested in synth-explorer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Digital Design Equivalence Checking☆112Updated this week
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- ☆45Updated this week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆10Oct 15, 2021Updated 5 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- HDL property graph☆26Aug 9, 2026Updated 2 months ago
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 10 months ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- ☆23Mar 12, 2026Updated 7 months ago
- ☆13Oct 13, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12Jun 4, 2021Updated 5 years ago
- ☆25Aug 9, 2026Updated 2 months ago
- A tool for creating HDL-Schematics☆10Jul 24, 2026Updated 3 months ago
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- A collection of commonly asked RTL design interview questions☆62May 2, 2017Updated 9 years ago
- Multicore SoC based on the serv core☆14Dec 18, 2025Updated 10 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆30Apr 6, 2026Updated 6 months ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆37Sep 4, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 6 months ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆39Mar 28, 2026Updated 7 months ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- Hi-Speed USB (ULPI) interface Pmod™ module for FPGA boards☆10Jan 27, 2017Updated 9 years ago
- ☆14Jun 21, 2026Updated 4 months ago
- This repository consists of all chipdev.io practice questions☆34Oct 11, 2023Updated 3 years ago
- NanoRV32 -- A small RV32I[MC] core capable of running RTOS☆14Nov 18, 2022Updated 3 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- An inhouse RISC-V 32-bits CPU☆22Oct 21, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 4 months ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆16Jan 9, 2026Updated 9 months ago
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago