Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively
☆25Jul 20, 2026Updated this week
Alternatives and similar repositories for synth-explorer
Users that are interested in synth-explorer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 4 months ago
- ☆12Jun 4, 2021Updated 5 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆13Jun 21, 2026Updated 3 weeks ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- ☆10Oct 15, 2021Updated 4 years ago
- ☆23Mar 12, 2026Updated 4 months ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Jul 9, 2026Updated last week
- ☆18Jul 9, 2025Updated last year
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆25Feb 25, 2025Updated last year
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Digital Design Equivalence Checking☆78Updated this week
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- A mirror of http://mayhewlabs.com/webGerber/☆13Oct 7, 2019Updated 6 years ago
- Alliance VLSI CAD Tools (LIP6)☆23Dec 11, 2025Updated 7 months ago
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- ☆11Nov 17, 2025Updated 8 months ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆113Jul 4, 2026Updated 2 weeks ago
- Betrusted embedded controller (UP5K)☆49Dec 22, 2023Updated 2 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆41Jun 4, 2026Updated last month
- This repository consists of all chipdev.io practice questions☆26Oct 11, 2023Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated 2 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- C Compiler written in Kotlin☆13Apr 19, 2024Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆153Updated this week
- Your everyday SSH secured serial access☆19Updated this week