Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively
☆45Sep 10, 2026Updated last month
Alternatives and similar repositories for synth-explorer
Users that are interested in synth-explorer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Oct 15, 2021Updated 4 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Digital Design Equivalence Checking☆110Updated this week
- ☆23Mar 12, 2026Updated 6 months ago
- A collection of commonly asked RTL design interview questions☆62May 2, 2017Updated 9 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Pulse is a multi-platform digital logic simulation engine for VHDL made with C++. It transforms VHDL source code into logic components so…☆93Sep 29, 2026Updated last week
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 6 months ago
- ☆14Jun 21, 2026Updated 3 months ago
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 6 months ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 8 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 11 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- RTLMeter benchmark suite☆33Updated this week
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 5 months ago
- WAL enables programmable waveform analysis.☆187Sep 22, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ideas and eda software for vlsi design☆51Sep 17, 2026Updated 3 weeks ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Sep 9, 2026Updated last month
- ☆19Jul 9, 2025Updated last year
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- Project Peppercorn GateMate Test Cases☆19Sep 29, 2026Updated last week
- ☆13Jan 20, 2023Updated 3 years ago
- ☆30Jun 25, 2024Updated 2 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆26Feb 25, 2025Updated last year
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆150Oct 1, 2026Updated last week
- fast probabilistic symmetry detection on graphs☆22Aug 13, 2026Updated last month
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆63Jul 25, 2026Updated 2 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago