dokelung / minicktLinks
Analyzer and simulator of logic circuit
☆15Updated 8 years ago
Alternatives and similar repositories for minickt
Users that are interested in minickt are comparing it to the libraries listed below
Sorting:
- Code for new techniques of VLSI placement☆13Updated 12 years ago
- Enhanced version of rtenv: minimal real-time environment for ARM Cortex-M3☆11Updated 7 years ago
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Updated 10 years ago
- Description of commonly done compiler optimizations in C☆46Updated 3 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Updated last year
- 從 C 語言到 RISCV 處理器☆23Updated 6 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 3 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆13Updated 11 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- Little cpu in verilog.☆11Updated 2 years ago
- JIT compiler from scratch, derived from Nick Desaulniers' great work☆38Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- CLTK - OpenCL ToolKit☆34Updated 4 years ago
- sample phonebook program to illustrate the impact of cache miss☆10Updated 3 years ago
- A lightweight para-virtualization layer to provide real-time environments for Linux/ARM.☆46Updated 11 years ago
- minimal instruction set and assembler/compiler for "Hello World" execution☆115Updated 4 years ago
- Library of corner stitching structure☆17Updated 10 years ago
- Codezero Microkernel☆112Updated 3 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- write os☆22Updated 7 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 12 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- ARM programs to illustrate tutorials☆41Updated 10 years ago
- Verilog implementation of pipelined cpu☆12Updated 4 years ago
- Magic VLSI Layout Tool☆21Updated 6 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- The OpenRISC 1000 architectural simulator☆75Updated 5 months ago