dokelung / minickt
Analyzer and simulator of logic circuit
☆14Updated 7 years ago
Related projects: ⓘ
- Code for new techniques of VLSI placement☆10Updated 10 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 2 years ago
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆9Updated 9 years ago
- CLTK - OpenCL ToolKit☆34Updated 3 years ago
- Enhanced version of rtenv: minimal real-time environment for ARM Cortex-M3☆11Updated 6 years ago
- 從 C 語言到 RISCV 處理器☆22Updated 5 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆9Updated 4 months ago
- Library of corner stitching structure☆16Updated 9 years ago
- write os☆22Updated 6 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 10 years ago
- ARM programs to illustrate tutorials☆41Updated 8 years ago
- A simple userspace program to interact with Linux KVM☆23Updated last year
- book for Halide language programming☆13Updated 3 years ago
- ☆14Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- classical example of concurrent producer/consumer problem☆19Updated last year
- ☆23Updated last year
- Description of commonly done compiler optimizations in C☆43Updated 2 years ago
- a bare metal example with a simple printf implementation for RPi Zero☆13Updated 3 years ago
- Open source EDA chip design flow☆42Updated 7 years ago
- soap - Structural Optimisation of Arithmetic Programs☆22Updated 8 years ago
- A self-made Operation System in X86, Just for Fun Learning☆40Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- A minimal mark-and-sweep garbage collector☆44Updated 5 years ago
- ☆29Updated this week
- An analytical VLSI placer☆25Updated 2 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆53Updated 2 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆20Updated 8 years ago
- JIT compiler from scratch, derived from Nick Desaulniers' great work☆37Updated 3 years ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Updated 9 years ago