Unit testing for cocotb
☆11Aug 6, 2023Updated 2 years ago
Alternatives and similar repositories for cocotb-test
Users that are interested in cocotb-test are comparing it to the libraries listed below
Sorting:
- UART models for cocotb☆34Sep 7, 2025Updated 5 months ago
- I2C models for cocotb☆41Sep 7, 2025Updated 5 months ago
- Ethernet interface modules for Cocotb☆76Sep 8, 2025Updated 5 months ago
- ☆13Feb 13, 2026Updated 3 weeks ago
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- PCI express simulation framework for Cocotb☆195Sep 8, 2025Updated 5 months ago
- Cocotb AHB Extension - AHB VIP☆21Dec 12, 2025Updated 2 months ago
- AXI interface modules for Cocotb☆315Sep 30, 2025Updated 5 months ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆22Nov 9, 2021Updated 4 years ago
- Unit testing for cocotb☆166Dec 6, 2025Updated 3 months ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- ☆28Dec 15, 2025Updated 2 months ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated last year
- Helper package to spin-up a Qdrant instance without Docker☆13Dec 24, 2023Updated 2 years ago
- ☆14May 24, 2025Updated 9 months ago
- ☆10Nov 13, 2025Updated 3 months ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago
- ☆10Jun 29, 2022Updated 3 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated last year
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated 2 months ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 3 weeks ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- Balance Calculator for Oxygen Not Included☆11Jan 4, 2022Updated 4 years ago
- ☆13Apr 12, 2023Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆105Jan 17, 2026Updated last month
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Feb 22, 2026Updated last week
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- 🏗 forkable Ethereum dev stack focused on fast product iterations☆10Aug 28, 2021Updated 4 years ago
- An unofficial Hardhat plugin for working with circuits written in Noir☆12May 22, 2023Updated 2 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Verified visual schematics for all SKY130 Cells☆12Feb 2, 2026Updated last month
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year