lewiz-support / LMAC_CORE2Links
LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
☆40Updated 2 years ago
Alternatives and similar repositories for LMAC_CORE2
Users that are interested in LMAC_CORE2 are comparing it to the libraries listed below
Sorting:
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Verilog PCI express components☆24Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆22Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- PCI Express controller model☆68Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- ☆21Updated 9 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆40Updated 7 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 2 months ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆107Updated 7 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 2 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆121Updated this week
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Updated 7 months ago
- Verilog Ethernet components for FPGA implementation☆21Updated 2 years ago