lewiz-support / LMAC_CORE2View external linksLinks
LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
☆40Apr 3, 2023Updated 2 years ago
Alternatives and similar repositories for LMAC_CORE2
Users that are interested in LMAC_CORE2 are comparing it to the libraries listed below
Sorting:
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆268May 21, 2025Updated 8 months ago
- QEMU libsystemctlm-soc co-simulation demos.☆159May 21, 2025Updated 8 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- ☆12Feb 6, 2026Updated last week
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- TBD☆14Feb 6, 2025Updated last year
- ☆14May 15, 2023Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- 21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…☆14Apr 11, 2023Updated 2 years ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆20Aug 5, 2025Updated 6 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- PCI Express controller model☆71Oct 5, 2022Updated 3 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- XtratuM Mirror☆21Apr 7, 2017Updated 8 years ago
- Qemu Etrace☆15May 21, 2024Updated last year
- ☆19Jun 30, 2015Updated 10 years ago
- ☆17Jul 9, 2014Updated 11 years ago
- ☆15May 29, 2020Updated 5 years ago
- ☆33Mar 19, 2025Updated 10 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Apr 3, 2023Updated 2 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆72Jan 29, 2017Updated 9 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- kvm hypervisor☆16Dec 20, 2022Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year