lewiz-support / LMAC_CORE2Links
LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
☆40Updated 2 years ago
Alternatives and similar repositories for LMAC_CORE2
Users that are interested in LMAC_CORE2 are comparing it to the libraries listed below
Sorting:
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆22Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- Verilog PCI express components☆24Updated 2 years ago
- PCI Express controller model☆66Updated 3 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 2 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆114Updated last week
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆106Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- OmniXtend cache coherence protocol☆82Updated 3 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago