lewiz-support / LMAC_CORE2Links
LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
☆39Updated 2 years ago
Alternatives and similar repositories for LMAC_CORE2
Users that are interested in LMAC_CORE2 are comparing it to the libraries listed below
Sorting:
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Verilog PCI express components☆23Updated 2 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆106Updated 7 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- PCI Express controller model☆63Updated 2 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Updated 4 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated this week
- pcie-bench code for NetFPGA/VCU709 cards☆38Updated 7 years ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 3 weeks ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- An FPGA-based NetTLP adapter☆27Updated 5 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Ethernet switch implementation written in Verilog☆53Updated 2 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆67Updated 8 years ago