antmicro / sargraphLinks
☆13Updated last year
Alternatives and similar repositories for sargraph
Users that are interested in sargraph are comparing it to the libraries listed below
Sorting:
- Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals☆12Updated last month
- Developing Smith Waterman accelerators on F1 instances using 1st CLaaS☆12Updated 2 years ago
- Extended and external tests for Verilator testing☆16Updated last week
- ☆14Updated last year
- A simple Python utility for extracting documentation snippets from tutorials.☆14Updated last year
- End-to-End Open-Source I2C GPIO Expander☆32Updated 2 weeks ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆23Updated 3 weeks ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆12Updated last month
- ☆11Updated last month
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated last year
- A collection of core generators to use with FuseSoC☆16Updated 10 months ago
- ☆21Updated this week
- Tiny Tapeout GDS Action (using OpenLane)☆12Updated 3 weeks ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Updated 4 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆15Updated last month
- Digital Circuit rendering engine☆39Updated 2 years ago
- ☆12Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Updated 5 years ago
- Tiny Tapeout 8☆13Updated 6 months ago
- ☆10Updated 2 years ago
- Library to convert a FASM file into BELs importable into Vivado.☆13Updated last year
- Nitro E1 FPGA core☆13Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- Power analysis of the ICE40UP5K-SG48 devices☆26Updated 4 years ago
- Documentation for F4PGA☆24Updated last year
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆22Updated last year
- A Python module to interact with an Intel JTAG UART☆18Updated 4 years ago
- Cross EDA Abstraction and Automation☆39Updated this week
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago