antmicro / sargraph

Related projects ⓘ

Alternatives and complementary repositories for sargraph

• TinyTapeout / tt-support-tools
  tools used by project repos to test configuration, generate OpenLane run summaries and documentation
  ☆16Updated last week
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆23Updated last week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆81Updated 5 months ago
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆51Updated last year
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆20Updated 4 years ago
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆47Updated 8 months ago
• antmicro / kenning-pipeline-manager
  ☆17Updated last month
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆71Updated 2 years ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• RTimothyEdwards / capiche
  Parasitic capacitance analysis of foundry metal stackups
  ☆10Updated last month
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• antmicro / grabthecam
  ☆18Updated 9 months ago
• FPGA-Research-Manchester / byteman
  Bitstream relocation and manipulation tool.
  ☆39Updated last year
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆16Updated last week
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• hdl-util / i2c
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆22Updated 4 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆60Updated this week
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆28Updated this week
• chipsalliance / python-fpga-interchange
  Python interface to FPGA interchange format
  ☆41Updated 2 years ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆31Updated 2 weeks ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆33Updated 4 years ago
• olofk / simple_spi
  SPI core
  ☆15Updated 5 years ago
• efabless / caravel-lite
  ☆15Updated last week
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆53Updated this week
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆27Updated 5 months ago
• antmicro / renode-test-action
  GitHub Action allowing to run tests in the Renode framework
  ☆16Updated last month
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 7 months ago