NeuroCore: Guiding CDCL with Unsat-Core Predictions
☆47Feb 17, 2020Updated 6 years ago
Alternatives and similar repositories for neurocore-public
Users that are interested in neurocore-public are comparing it to the libraries listed below
Sorting:
- Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver☆54Oct 20, 2020Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- NeuroSAT: Learning a SAT Solver from Single-Bit Supervision☆292Mar 12, 2019Updated 6 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆25Apr 21, 2023Updated 2 years ago
- Learning local search heuristics for Boolean satisfiability☆37May 8, 2024Updated last year
- ☆13Dec 31, 2024Updated last year
- ☆14Sep 14, 2020Updated 5 years ago
- ☆15May 24, 2023Updated 2 years ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 2 years ago
- An implementation of a SAT solver using the CUDA library☆15Dec 23, 2017Updated 8 years ago
- Co-training for Policy Learning☆13Aug 8, 2019Updated 6 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- Simple Python implementation of a Complete/Systematic SAT Solver with the DPLL algorithm☆14May 24, 2018Updated 7 years ago
- Simple SAT solver with CDCL implemented in Python☆19Jan 5, 2023Updated 3 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated 10 months ago
- ☆19Jul 12, 2024Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Automated Repair of Verilog Hardware Descriptions☆36Jan 16, 2025Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- A model-based API Fuzzer for SMT Solvers.☆15Oct 14, 2025Updated 4 months ago
- SymPy based framework for optimized code generation for BSSN formulation of Einstein equation for heterogeneous platforms.☆11Aug 18, 2025Updated 6 months ago
- ☆14May 12, 2025Updated 9 months ago
- Regular Invariant Generator and SMTLIB2 code transformer☆13Aug 8, 2022Updated 3 years ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- Bridging deep learning and logical reasoning using a differentiable satisfiability solver.☆429Nov 22, 2022Updated 3 years ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated this week
- Code2Inv: Learning Loop Invariants for Program Verification☆103Jan 26, 2021Updated 5 years ago
- CNF generator in DIMACS format. It produces common families of CNFs.☆71Aug 11, 2025Updated 6 months ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago