PrincetonUniversity / IMDb-ArchiveLinks
ILA Model Database
☆24Updated 5 years ago
Alternatives and similar repositories for IMDb-Archive
Users that are interested in IMDb-Archive are comparing it to the libraries listed below
Sorting:
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- ☆87Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆29Updated 8 years ago
- Fast Symbolic Repair of Hardware Design Code☆28Updated 10 months ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆20Updated last year
- ☆16Updated 2 years ago
- ☆61Updated this week
- Next generation CGRA generator☆116Updated last week
- ☆60Updated 2 years ago
- CGRA framework with vectorization support.☆41Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆94Updated last year
- The OpenPiton Platform☆28Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated this week
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆23Updated 4 years ago
- ☆18Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 5 months ago
- high-performance RTL simulator☆182Updated last year
- ☆14Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- ☆104Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year