Alternatives and similar repositories for IMDb-Archive

Users that are interested in IMDb-Archive are comparing it to the libraries listed below

• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆77Updated last year
• jianyicheng / DSS
  DASS HLS Compiler
  ☆29Updated 2 years ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆54Updated 5 years ago
• lana555 / dynamatic
  ☆87Updated last year
• wincle626 / HLS_Legup
  ☆29Updated 8 years ago
• sterin / super-prove-build
  ☆13Updated 5 years ago
• bring-your-own-core / byoc
  The OpenPiton Platform
  ☆28Updated 2 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆26Updated 8 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆50Updated 2 years ago
• efeslab / hardware-bugbase
  ☆19Updated last year
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• StanfordAHA / aha
  ☆61Updated last week
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆41Updated 8 months ago
• icgrp / hipr
  ☆16Updated 2 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• rdaly525 / coreir
  ☆103Updated 3 years ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆89Updated last year
• Xilinx / merlin-compiler
  ☆58Updated 2 years ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆114Updated this week
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Updated 3 years ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• amahzoon / genmul
  ☆17Updated 4 years ago
• Junyi-Liu / benchmarks-HLS
  Benchmarks, testbenches, and transformed codes for high-level synthesis research
  ☆13Updated 8 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 3 months ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆16Updated 6 years ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆30Updated 6 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆46Updated last week
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆115Updated 4 months ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆20Updated 11 months ago