Alternatives and similar repositories for ILAng

Users that are interested in ILAng are comparing it to the libraries listed below

• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆72Updated 4 years ago
• rdaly525 / coreir
  ☆103Updated 2 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆104Updated 2 weeks ago
• lana555 / dynamatic
  ☆86Updated last year
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆83Updated last year
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆52Updated 5 years ago
• StanfordAHA / aha
  ☆59Updated this week
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆52Updated this week
• wincle626 / HLS_Legup
  ☆27Updated 7 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆49Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆72Updated this week
• upscale-project / aqed-dac2020-results
  Source files to reproduce the results shown for A-QED at DAC 2020
  ☆9Updated 4 years ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆111Updated this week
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆83Updated last year
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆52Updated 4 years ago
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆48Updated 2 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆70Updated last year
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆23Updated 4 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆159Updated 11 months ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• Xilinx / merlin-compiler
  ☆58Updated last year
• seldridge / rocket-rocc-examples
  Tests for example Rocket Custom Coprocessors
  ☆74Updated 5 years ago
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆39Updated 4 months ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆15Updated 6 years ago