PrincetonUniversity / ILAng
A Modeling and Verification Platform for SoCs using ILAs
☆75Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for ILAng
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- ILA Model Database☆20Updated 4 years ago
- ☆51Updated this week
- ☆26Updated 7 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆64Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- ☆101Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆79Updated 7 months ago
- CGRA Compilation Framework☆81Updated last year
- ☆76Updated 8 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆48Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆96Updated last week
- ☆87Updated 8 months ago
- Bluespec BSV HLHDL tutorial☆95Updated 8 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆37Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- Next generation CGRA generator☆106Updated this week
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆128Updated last year
- high-performance RTL simulator☆140Updated 5 months ago
- ☆23Updated 3 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated last year
- Project repo for the POSH on-chip network generator☆43Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆47Updated 4 months ago
- ☆57Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated last month
- DASS HLS Compiler☆27Updated last year