The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue. It is now being updated for compliancy and integration into open projects.
☆59May 16, 2025Updated last year
Alternatives and similar repositories for a2o
Users that are interested in a2o are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆53Aug 12, 2022Updated 4 years ago
- ☆147Apr 5, 2022Updated 4 years ago
- Car Diagnostics Software compatible with ELM327 OBD usb device☆11May 10, 2025Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆729Aug 12, 2026Updated 2 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 3 months ago
- Collected article documents in PDF covering subject with co-simulation, embedded systems, software development and logic design and verif…☆12Sep 16, 2026Updated last month
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- Binary Utils for Zen Microcode☆51Oct 16, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31May 10, 2020Updated 6 years ago
- RISC-V by VectorBlox☆12Jul 19, 2017Updated 9 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Description of Apple's LEAP ISA☆17Nov 21, 2022Updated 3 years ago
- https://github.com/lynnpepin/reso made in rust☆15Feb 23, 2022Updated 4 years ago
- FPGA ringoscillator for random number generation☆12Dec 22, 2025Updated 10 months ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆29Nov 24, 2020Updated 5 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 4 years ago
- Exploring gate level simulation☆60Updated this week
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year
- Darwin 0.3 sources released under the APSL☆15Feb 4, 2021Updated 5 years ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Oct 23, 2026Updated last week
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Use EEPROMs as programmable logic with PHP☆22Jan 7, 2024Updated 2 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Sep 21, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 3 years ago
- A Hardware-Generated CPU Test Suite for the Intel 8086☆20Nov 2, 2025Updated 11 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated last year
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆24Oct 22, 2026Updated last week
- RTL Verilog library for various DSP modules☆103Feb 17, 2022Updated 4 years ago
- Generic exploit for all version 7 (maybe others) LM32-based AMD SMU's used in APUs (and probably works on GPUs too)☆44Aug 15, 2023Updated 3 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 6 months ago