OpenPOWERFoundation / a2oLinks
The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue. It is now being updated for compliancy and integration into open projects.
☆49Updated 5 months ago
Alternatives and similar repositories for a2o
Users that are interested in a2o are comparing it to the libraries listed below
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆45Updated 3 years ago
- OpenSPARC-based SoC☆70Updated 11 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- ☆50Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- ☆140Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- ☆22Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆33Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- An open-source custom cache generator.☆34Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- LatticeMico32 soft processor☆107Updated 11 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago