OpenPOWERFoundation / a2o
The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue. It is now being updated for compliancy and integration into open projects.
☆46Updated last year
Alternatives and similar repositories for a2o
Users that are interested in a2o are comparing it to the libraries listed below
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆44Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆63Updated 11 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆19Updated last week
- SoftCPU/SoC engine-V☆54Updated last month
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- MR1 formally verified RISC-V CPU☆55Updated 6 years ago
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- A pipelined RISC-V processor☆55Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆33Updated last week
- Custom 64-bit pipelined RISC processor☆18Updated 9 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- The specification for the FIRRTL language☆54Updated last week
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆48Updated 8 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated 4 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆99Updated last month
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆89Updated 5 years ago
- ☆33Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆29Updated this week
- Demo SoC for SiliconCompiler.☆59Updated 2 months ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- ☆36Updated 2 years ago
- ☆25Updated 2 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago