OpenPOWERFoundation / a2oLinks
The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue. It is now being updated for compliancy and integration into open projects.
☆51Updated 8 months ago
Alternatives and similar repositories for a2o
Users that are interested in a2o are comparing it to the libraries listed below
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆48Updated 3 years ago
- OpenSPARC-based SoC☆74Updated 11 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- ☆51Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆34Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆79Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- 64-bit multicore Linux-capable RISC-V processor☆104Updated 8 months ago
- IRSIM switch-level simulator for digital circuits☆35Updated 2 months ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- Demo SoC for SiliconCompiler.☆62Updated last week
- ☆144Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 6 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 10 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77Updated 2 years ago
- ☆33Updated 3 years ago
- ☆24Updated 4 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- ☆29Updated 10 months ago
- The specification for the FIRRTL language☆62Updated last week
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆64Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆39Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆108Updated 4 years ago
- A pipelined RISC-V processor☆63Updated 2 years ago
- ☆122Updated 5 months ago