OpenPOWERFoundation / a2oLinks
The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue. It is now being updated for compliancy and integration into open projects.
☆51Updated 6 months ago
Alternatives and similar repositories for a2o
Users that are interested in a2o are comparing it to the libraries listed below
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆47Updated 3 years ago
- OpenSPARC-based SoC☆73Updated 11 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- ☆51Updated 2 months ago
- IRSIM switch-level simulator for digital circuits☆35Updated 3 weeks ago
- 64-bit multicore Linux-capable RISC-V processor☆101Updated 7 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆35Updated this week
- ☆142Updated 3 years ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 11 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 4 months ago
- ☆22Updated 4 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- ☆33Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆98Updated 3 years ago
- Simple runtime for Pulp platforms☆49Updated last month
- OpenGL 1.x implementation for FPGAs☆108Updated 3 weeks ago
- OpenRISC processor IP core based on Tomasulo algorithm☆33Updated 3 years ago
- An open-source custom cache generator.☆34Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- Custom 64-bit pipelined RISC processor☆18Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago
- ☆26Updated 9 months ago