OpenPOWERFoundation / a2oLinks
The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue. It is now being updated for compliancy and integration into open projects.
☆51Updated 7 months ago
Alternatives and similar repositories for a2o
Users that are interested in a2o are comparing it to the libraries listed below
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆47Updated 3 years ago
- OpenSPARC-based SoC☆74Updated 11 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- ☆142Updated 3 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆76Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- ☆51Updated 3 months ago
- IRSIM switch-level simulator for digital circuits☆35Updated last month
- SoftCPU/SoC engine-V☆55Updated 9 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆78Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆59Updated 5 years ago
- ☆28Updated 9 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆151Updated last month
- MR1 formally verified RISC-V CPU☆54Updated 7 years ago
- Exploring gate level simulation☆59Updated 8 months ago
- FPGA Assembly (FASM) Parser and Generator☆99Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- A pipelined RISC-V processor☆63Updated 2 years ago
- Naive Educational RISC V processor☆93Updated 2 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆90Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆89Updated 3 weeks ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- 64-bit multicore Linux-capable RISC-V processor☆101Updated 7 months ago
- ☆33Updated 3 years ago
- Microprobe: Microbenchmark generation framework☆24Updated 3 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago