OpenPOWERFoundation / a2oLinks
The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue. It is now being updated for compliancy and integration into open projects.
☆47Updated 2 weeks ago
Alternatives and similar repositories for a2o
Users that are interested in a2o are comparing it to the libraries listed below
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆44Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- ☆46Updated 3 weeks ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago
- Bitstream relocation and manipulation tool.☆45Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- ☆21Updated 4 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆73Updated 2 years ago
- OpenSPARC-based SoC☆67Updated 10 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 9 months ago
- ☆36Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- ☆33Updated 2 years ago
- An open-source custom cache generator.☆34Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆56Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago