The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue. It is now being updated for compliancy and integration into open projects.
☆57May 16, 2025Updated last year
Alternatives and similar repositories for a2o
Users that are interested in a2o are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆51Aug 12, 2022Updated 4 years ago
- ☆147Apr 5, 2022Updated 4 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆725Aug 12, 2026Updated 2 weeks ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 6 months ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 11 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- RISC-V by VectorBlox☆12Jul 19, 2017Updated 9 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- mirror of https://git.elphel.com/Elphel/x393☆41Mar 16, 2023Updated 3 years ago
- Rust tools for PowerPC 750CL☆17Jan 14, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Description of Apple's LEAP ISA☆17Nov 21, 2022Updated 3 years ago
- Wishbone SATA Controller☆28Updated this week
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- https://github.com/lynnpepin/reso made in rust☆15Feb 23, 2022Updated 4 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Exploring gate level simulation☆59Mar 27, 2026Updated 5 months ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆124Sep 20, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RTL Verilog library for various DSP modules☆101Feb 17, 2022Updated 4 years ago
- Working area for collabouratively developing POWER9 JIT for Firefox.☆20Sep 7, 2019Updated 6 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆24Jun 14, 2026Updated 2 months ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆22Updated this week
- ☆47Jan 28, 2024Updated 2 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 4 months ago
- Power Vector Library☆32Jul 11, 2026Updated last month
- RISC-V System on Chip Template☆163Updated this week
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆16Nov 11, 2025Updated 9 months ago
- Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.☆19May 24, 2023Updated 3 years ago
- Slimline Open Firware - an implementation of IEEE1275 Open Firmware for some POWER ISA systems☆41Jun 24, 2025Updated last year
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- NYU's fork of MIT's xv6-public☆15Dec 10, 2023Updated 2 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago