OpenPOWERFoundation / a2oLinks
The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue. It is now being updated for compliancy and integration into open projects.
☆49Updated 4 months ago
Alternatives and similar repositories for a2o
Users that are interested in a2o are comparing it to the libraries listed below
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆45Updated 3 years ago
- OpenSPARC-based SoC☆70Updated 11 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- ☆141Updated 3 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆33Updated 3 years ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- OpenGL 1.x implementation for FPGAs☆100Updated this week
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆27Updated 3 weeks ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- The specification for the FIRRTL language☆63Updated last week
- ☆22Updated 4 years ago
- ☆50Updated last week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- Mutation Cover with Yosys (MCY)☆87Updated last month
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆75Updated 2 weeks ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago