The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue. It is now being updated for compliancy and integration into open projects.
☆53May 16, 2025Updated 10 months ago
Alternatives and similar repositories for a2o
Users that are interested in a2o are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆49Aug 12, 2022Updated 3 years ago
- ☆144Apr 5, 2022Updated 4 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆713Mar 12, 2026Updated 3 weeks ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- Wraps the NVDLA project for Chipyard integration☆23Sep 2, 2025Updated 7 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated 2 months ago
- RISC-V by VectorBlox☆11Jul 19, 2017Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- ☆11Nov 21, 2020Updated 5 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated last month
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- https://github.com/lynnpepin/reso made in rust☆15Feb 23, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Exploring gate level simulation☆58Mar 27, 2026Updated 2 weeks ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 4 years ago
- An informational website about why you should ask to ask instead of asking questions directly☆10Dec 25, 2023Updated 2 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- ☆43Jan 28, 2024Updated 2 years ago
- Working area for collabouratively developing POWER9 JIT for Firefox.☆20Sep 7, 2019Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆29Apr 24, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Power Vector Library☆32Dec 2, 2025Updated 4 months ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated 2 months ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Binary Utils for Zen Microcode☆48Oct 16, 2025Updated 5 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 7 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 3 months ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 8 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆10Apr 22, 2021Updated 4 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Research emulator for the ARM9 core in the Nintendo Wii☆24May 18, 2022Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 5 months ago
- Board files for building PYNQ linux for Zybo☆14Mar 30, 2019Updated 7 years ago