The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue. It is now being updated for compliancy and integration into open projects.
☆59May 16, 2025Updated last year
Alternatives and similar repositories for a2o
Users that are interested in a2o are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆53Aug 12, 2022Updated 4 years ago
- ☆147Apr 5, 2022Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 3 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- RISC-V by VectorBlox☆12Jul 19, 2017Updated 9 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- Binary Utils for Zen Microcode☆51Oct 16, 2025Updated 11 months ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- Rust tools for PowerPC 750CL☆16Jan 14, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Wrapping library and driver utilities for YMF825 from C#☆14Feb 19, 2019Updated 7 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated 3 weeks ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- https://github.com/lynnpepin/reso made in rust☆15Feb 23, 2022Updated 4 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- Exploring gate level simulation☆60Mar 27, 2026Updated 6 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆124Sep 20, 2023Updated 3 years ago
- RTL Verilog library for various DSP modules☆102Feb 17, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Yet Another USB GPIB Interface☆17Oct 27, 2019Updated 6 years ago
- Working area for collabouratively developing POWER9 JIT for Firefox.☆20Sep 7, 2019Updated 7 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆24Updated this week
- ☆47Jan 28, 2024Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 5 months ago
- Power Vector Library☆32Sep 12, 2026Updated 3 weeks ago
- RISC-V System on Chip Template☆162Aug 26, 2026Updated last month
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆16Nov 11, 2025Updated 10 months ago
- Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.☆19May 24, 2023Updated 3 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- NYU's fork of MIT's xv6-public☆15Dec 10, 2023Updated 2 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago
- ☆11Dec 15, 2023Updated 2 years ago
- Easy the setup and startup of the IBM POWER Functional Simulator. It automatizes all the required procedures like dependencies installati…☆24Aug 23, 2017Updated 9 years ago